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ABSTRACT 
  
 The power efficiency of pipeline analog-to-digital converters (ADCs) can 
be substantially improved by eliminating the front-end sample-and-hold amplifier 
(SHA). However, in a SHA-less architecture the sampling clock skew between 
the sub-ADC and the multiplying digital-to-analog converter (MDAC) in the 
pipeline first stage results in gross conversion errors at high input frequencies. 
This skew effect is aggravated in a SHA-less multi-bit-per-stage pipeline 
architecture, where the built-in redundancy is limited. Sampling clock skew is an 
essential problem in SHA-less pipeline ADCs that prohibits their use at high input 
frequency applications.  
 In this thesis, a mostly digital background calibration technique is 
developed to remove the sampling clock skew in SHA-less pipeline ADCs. The 
skew information is extracted from the first-stage residue output with two 
comparators sensing out-of-range errors; a gradient-descent algorithm is used to 
adaptively adjust the timing of the sub-ADC to synchronize with that of the 
sample-and-hold (S/H) in the MDAC. A prototype 10-bit, 100-MS/s SHA-less 
pipeline ADC incorporating this calibration technique was designed and 
fabricated in 90-nm CMOS process. The prototype ADC converts from DC to the 
12th Nyquist band with a 3.5-bit front-end stage. It digitizes inputs up to 610 
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MHz without skew errors in experiments; in contrast, the same ADC fails at 130 
MHz with calibration disabled. The calibration circuits were fully integrated on 
chip. The ADC consumes 12.2 mW and occupies 0.26-mm
2
 silicon area, while the 
calibration circuits dissipate 0.9 mW and occupy 0.01 mm
2
. A 71-dB spurious-
free dynamic range (SFDR) and a 55-dB signal-to-noise-and-distortion ratio 
(SNDR) were measured with a 20-MHz sine-wave input, and a larger than 55-dB 
SFDR was measured in the 10th Nyquist band.  
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CHAPTER 1 
INTRODUCTION 
1.1 ADC Background 
 The rapid evolution of integrated circuit (IC) technology and digital signal 
processing (DSP) algorithms has led to replacing analog signal processing (ASP) 
with DSP in numerous electronic systems since the 1970s. Although ASP is a 
natural option because of the analog characteristics of the world, DSP has 
unmatched advantages in aspects of reproducibility, noise immunity, flexibility, 
and insensitivity to environment and circuit component variations. In addition, the 
fast advancement of complementary metal-oxide semiconductor (CMOS) 
technologies provides compact, power efficient, and low cost implantation of DSP 
functions in silicon. During the past three decades, DSP-based electronic systems 
have been ever more sophisticated, and they have found abundant civilian and 
military applications. These systems operate on a wide variety of analog signals 
(continuous time and magnitude) including sound, image, video, biological 
signals, instrumentation, SONAR, RADAR, communication signals, and many 
others. One of the key building blocks in these systems is the analog-to-digital 
converter (ADC) which samples and converts analog signals to discrete-time and 
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discrete-magnitude digital codes. The reverse operation is performed by digital-
to-analog converters (DACs). ADCs and DACs form the interface between the 
analog and digital worlds, and play an important role in modern signal processing 
and communication systems.  
 Tremendous efforts have been exerted on developing high performance, 
low power, and low cost ADCs during the last half century. As early as the 1960s, 
various ADC architectures had been invented to satisfy different demands, 
including counting, integration, successive approximation register (SAR), flash, 
sub-ranging, pipeline, and delta-sigma. The first complete monolithic ADC, the 
10-bit, 25-μs SAR AD571, was introduced by Analog Devices in 1978 [1]. Since 
then, monolithic ADCs have demonstrated dramatic performance improvement 
and cost reduction with the evolution of IC process and design techniques. 
Today's monolithic ADCs reach a resolution of more than 20 bits; they can run at 
speeds up to tens of gigahertz, taking advantage of  advanced fabrication 
processes and the time interleaved technique. However, many of the conversion 
architectures created decades ago are still active today. And they have formed 
their performance territories according to their features. Flash ADCs, which 
directly compare the input with all decision levels simultaneously, deliver the 
fastest conversion with the minimum latency. However, the inherent massive 
parallelism makes flash ADCs difficult and inefficient for high resolution 
conversions. The latest flash ADCs convert at speeds up to tens of gigasamples 
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per second (GS/s), but their resolutions seldom exceed eight bits. SAR ADCs are 
popular with medium-to-high resolution at speeds up to one hundred 
megasamples per second (MS/s). In that design window, they provide prominent 
power and area efficiency by leveraging on switching-intensive charge-
redistribution structure. However, the SAR conversion speed is fundamentally 
limited by its serial one-bit-per-cycle operation. Between a-word-at-a-time (flash 
ADCs) and a-bit-at-a-time (SAR ADCs), pipeline and sub-ranging ADCs resolve 
a partial word per clock cycle. They break a high resolution conversion into 
multiple successive steps, and each step resolves a few bits, which exploits the 
trade-off between speed and accuracy. Compared with sub-ranging, pipeline 
architecture inserts residue amplifiers between adjacent stages to provide signal 
gain throughout conversion and to allow concurrent operation of all stages, and 
thus it is capable of accomplishing higher resolutions. Due to the concurrent 
operation and the inter-stage gain, pipeline ADCs are able to produce high 
throughput and to achieve high conversion accuracy at high speed with low 
complexity and moderate latency. Figure 1.1 plots the signal-to-noise-and-
distortion ratio (SNDR) versus the sampling frequency, fs, of single channel, 
CMOS Nyquist ADC works at ISSCC and VLSI in the last 10 years. The pipeline 
architecture prevails in medium-to-high resolution and speed. They are 
extensively used in cellular base stations, instrumentations, medical imaging, 
HDTV, WLAN, WAN, RADAR, etc. 
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Figure 1.1. SNDR versus  fs of single channel, CMOS Nyquist ADC works 
published in ISSCC and VLSI in the last 10 years. 
 
1.2 Under-Sampling 
 The Nyquist sampling theorem states that if a function f(t) contains no 
frequencies higher than W Hz,  it is completely determined by giving its ordinates 
at a series of points spaced 1/(2W) seconds apart [2]. In essence, the theorem 
reveals that a signal x(t), with maximum frequency W, can be perfectly 
reconstructed from an infinite sequence of samples x[n], if the sampling frequency 
fs is larger than 2W. This is often referred to as baseband sampling. The rationale 
is that the signal spectrum repeats at every integer multiple of fs after sampling, 
and therefore the signal may be destroyed due to aliasing if fs is not sufficiently 
high [3]. However, in many applications, the signal of interest is band-pass 
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instead of low-pass. In such cases, it is possible to sample the signal lower than 
2W without losing useful information, which is called under-sampling (also 
known as sub-sampling, band-pass sampling, harmonic sampling, or super-
Nyquist sampling).  
 Under-sampling exploits the fact that information is often contained in the 
signal shape rather than the absolute frequency and therefore the information can 
be recovered as long as the signal is unaliased. Claude Shannon [2] pointed out 
that the actual minimum required sampling frequency is a function of signal 
bandwidth instead of maximal frequency. An analog signal with a bandwidth B 
must be sampled at a rate no lower than 2B in order to avoid aliasing. The signal 
bandwidth may extend from DC to B (baseband sampling) or from fL to fH where 
B=fH-fL (under-sampling). The condition for an acceptable sample rate is that 
shifts of the bands from -fH to -fL and from fL to fH must not overlap when shifted 
by integer multiples of sampling rate fs. Figure 1.2 illustrates an under-sampling 
example in the frequency domain. In under-sampling, the high frequency signal 
falls back into the first Nyquist zone and is captured. Thus, it fully recovers the 
shape of the signal spectrum, but cannot identify the original input frequency 
because the Nyquist criterion is violated. However, as the information is 
contained in the spectrum shape rather than the absolute frequency in many 
applications, under-sampling proves very efficient and effective in numerous 
electronic systems, where it greatly reduces the demand on ADC sample rates. 
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For example, to process a signal with a maximum signal frequency of 100 MHz 
but with a bandwidth of 200 kHz could require a faster than 400-kS/s ADC 
instead of a faster than 200-MS/s ADC as stipulated by the Nyquist criterion.  
x(t)
fs
HLP(f)
y(t)=x(t)x[n]
Xd(f)X(f) Y(f)=X(f)
X(f)
f
f
Xd(f)
-fH
fs
HLP(f)
f-fs/2
1/fs
1
fs/2
Y(f)
fB/2-B/2
1
-fL fL fH
fsfL fH-fs-fH -fL
 
Figure 1.2. Illustration of an under-sampling example in the frequency domain, 
with fs=(fL+fH)/2, B= fH-fL. 
 
 
One important application of under-sampling is the direct intermediate 
frequency (IF) receiver. Many modern receivers are implemented in the super-
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heterodyne architecture (Figure 1.3(a)), which translates the signal of interest to 
the base band before the ADC samples. In direct IF receivers (Figure 1.3(b)), the 
ADC effectively mixes the signal down to baseband by taking advantage of 
under-sampling. Therefore, one or more of the tuned analog IF stages can be 
eliminated, which significantly reduces the system complexity and cost. 
Depending on the system performance, each IF stage eliminated has the potential 
to reduce the system cost by $10 to $100 [4]. The eliminated IF stages are 
replaced by digital receive signal processors (RSPs), which can efficiently and 
accurately execute filtering, frequency translation, error correction and 
demodulation. A GSM/EDGE receiver, for example, can be efficiently 
implemented by direct IF sampling as shown in Figure 1.3(b). The RF signal, with 
a carrier frequency of  900 MHz in Europe and 1800 MHz in the US with a signal 
bandwidth of 200 kHz, is first down-converted to an IF frequency in the range of 
70 MHz-300 MHz for analog to digital conversion. Although a minimum 
sampling frequency of 400 kHz is required by under-sampling, a higher sample 
rate is often desirable to relax the analog anti-aliasing filter requirements and to 
obtain good processing gain. However, fast ADCs often incur high cost and large 
power consumption. Based on the system dynamic requirements and the 
component cost, 12-bit ADCs with sampling rates of 50-125 MS/s are the most 
popular choices for GSM receivers.  
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A/D DSPRSP
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(b)  
Figure 1.3. Block diagram of super-heterodyne digital receiver (a) and direct IF 
sampling digital receiver (b). 
Under-sampling also proves useful in instrumentation. For example, an 
equivalent time sampling oscilloscope, sometimes simply called a “sampling 
scope,” can capture a repetitive signal much faster than the scope’s sampling rate. 
It acquires samples over multiple repetitions of the signals to construct a 
waveform, taking advantage of the fact that most naturally occurring and man-
made events are repetitive. Figure 1.4 illustrates the sequential equivalent time 
sampling method, by which the signal is acquired at a series of triggers with 
incremental time delays [5].  
 Compared with baseband sampling, under-sampling applications pose 
special challenges to ADCs. They demand high dynamic performance at high 
input frequencies. Therefore, the ADC input network must provide large  
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bandwidth to preserve the linearity at high input frequencies. In addition, the 
sampling clock must meet stringent low jitter requirements. Random jitter induces 
wideband noise and period jitter incurs spurs in the sampled spectrum. The jitter 
effects intensify with input frequencies and severely degrade the conversion 
accuracy at high input frequencies.  
 
1.3 Motivation 
 In pipeline ADCs, a multi-bit front-end is known to relax the matching 
requirements in such ADCs while yielding good power efficiencies [6]-[11]. 
Figure 1.5 shows that the demand for the capacitor matching accuracy of the 
multiplying digital-to-analog converter (MDAC) geometrically decreases as a 
function of the stage resolution. This is particularly useful for a matching-limited 
design, in which the smallest sampling capacitor size is set by the matching 
accuracy instead of the kT/C noise. In such cases, it is beneficial to choose a 
multi-bit front-end to enable capacitor downscaling to that of the kT/C limit, and 
 
Δt 2Δt 3Δt 4Δt 5Δt
 
Figure 1.4. Illustration of sequential equivalent time sampling. 
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thus to reduce die size and to save power. However, the downside of the multi-bit 
architecture is the loss of architectural redundancy as the stage resolution 
increases. The architectural redundancy shrinks by a factor of two for each 
additional bit that the front-end stage resolves [12], [13]. The built-in redundancy 
is vital for pipeline ADCs to tolerate circuit non-idealities such as comparator and 
operational amplifier (op-amp) offsets.  
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Figure 1.5.  Capacitor matching accuracy versus stage resolution for a 10-bit 
pipeline ADC. Assume a half least significant bit of differential nonlinearity and 
integral nonlinearity. 
 Multi-bit pipeline ADCs are conventionally implemented with a sample-
and-hold amplifier (SHA) at the front-end [6]-[8],[14]-[18], as illustrated in 
Figure 1.6. The SHA holds the signal when the first pipeline stage samples. 
However, a SHA is a sample-and-hold (S/H) followed by a unity-gain buffer. It 
provides no signal gain while adding noise and distortion to the input. As a result, 
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the whole ADC needs to consume significantly more power to maintain the 
signal-to-noise ratio (SNR) and the linearity performance. In the meantime, the 
design of the front-end SHA is a very challenging task in high speed, high 
resolution ADCs due to the stringent trade-offs between SNR, linearity, and 
power dissipation. In addition, the total input capacitance can be reduced by 
eliminating the front-end SHA for the same SNR performance. Thus, removing 
the SHA improves the input sampling network bandwidth and the ADC overall 
performance at high input frequencies; and needless to say, it also saves power on 
buffers driving the ADC input capacitance. 
S/H
Vin V1
Stage NStage 1
1
SHA
Vin V1
 
Figure 1.6. Block diagram of a pipeline ADC with front-end SHA. 
 On the other hand, a critical problem of the SHA-less pipeline architecture 
is the front-end sampling clock skew [9]-[10], [19]-[32]. As illustrated in Figure 
1.7, the first stage of the SHA-less ADC deals with a dynamic input signal instead 
of a sampled-and-held one. The switched-capacitor S/H of the MDAC and the 
sub-ADC need to sample the input simultaneously. However, this synchronization 
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is difficult to achieve in practice due to the edge misalignment in clock 
distribution and the threshold voltage variations among sampling switches. This 
sampling clock skew effectively creates a large dynamic offset in the sub-ADC at 
high input frequencies and leads to conversion failures when the resulting error 
exceeds the built-in redundancy of the pipeline architecture. Although a multi-bit 
architecture relaxes the capacitor matching requirement and offers better power 
efficiency, its built-in redundancy is much less compared to a 1.5-bit/stage 
architecture. Thus, a SHA-less multi-bit pipeline ADC generally performs poorly 
at high input frequencies. Therefore, the sampling clock skew problem must be 
solved in order to use this power-efficient architecture in under-sampling 
applications.  
S/H
A/D D/A
Clock
Vin
n1 bits
t
t t+Δt
ΔVskew
t+Δt
Vres,1n1-12
 
Figure 1.7. Sampling clock skew in a SHA-less pipeline ADC. 
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1.4 Existing Methods 
 Numerous attempts have been reported to mitigate the sampling clock 
skew problem in SHA-less pipeline ADCs. The clock skew can be reduced by 
carefully matching the input network and clock distribution paths between the 
S/H and sub-ADC in design and layout [9], [19]-[24], [28], [29]. However, high 
precision matching is difficult to attain as the two paths involved are very 
different in size and location, especially when considering the process, voltage, 
and temperature (PVT) dependence of the skew variation. Especially, attempts 
have been reported to use the same sampling clock for the S/H and sub-ADC 
paths to minimize the sampling clock skew [9], [19]-[21]. However, sharing the 
sampling clock between the two paths is undesirable from an analog design 
viewpoint for the following reason. In a multi-bit pipeline stage, there are a large 
number of comparators in the sub-ADC (e.g., 14 comparators in a 3.5-bit stage). 
To avoid digital noise coupling and crosstalk, which may corrupt the jitter 
performance of the S/H sampling clock, the sub-ADC is usually placed away 
from the S/H in layout on purpose. Thus, it is in general not preferable to route the 
jitter-sensitive S/H clock to the vicinity of the noisy comparators. Buffer insertion 
can be adopted to minimize noise crosstalk and additional effort can be invested 
to equalize the delays in the clock distribution chains. However, precise matching 
is difficult to achieve over PVT variations given the nature of the problem. In 
addition, as the sampling switches of the S/H and the sub-ADC are much different 
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in size and location, large threshold voltage variations are expected, which will 
cause considerable sampling clock skew. An alternative approach to layout 
matching the clock paths is to utilize the S/H sample to perform sub-ADC 
operation, thus eliminating the skew problem in the first place [25], [31]. 
However, additional reconfigurations of the MDAC are required to accommodate 
the sample reuse and an extra clock phase needs to be reserved for such 
operations, which significantly reduce the settling time for the residue amplifiers 
and slow down the conversion speed. Lastly, more redundancy can be reserved to 
tolerate clock skew by lowering the inter-stage residue gain [26]. However, this 
directly leads to a higher input-referred noise of later stages, and thus, higher 
power consumption to maintain the SNR performance of the overall ADC.  
 
1.5 Research Goals 
 The main goal of this research is to remedy the sampling clock skew 
problem in SHA-less pipeline ADCs by background calibration, and thus to 
enable the use of this power efficient architecture in high input frequency 
applications. To achieve this goal, we have: 
 Analyzed the sampling clock skew problem. 
 Proposed a gradient based, background calibration algorithm to remove 
the sampling clock skew. 
 Built a behavior model to verify the proposed algorithm in Simulink.  
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 Implemented a 10-bit 100-MS/s SHA-less pipeline ADC incorporating the 
proposed  calibration algorithm in a 90-nm CMOS process. 
 Tested the prototype ADC and verified the effectiveness of the calibration 
method  in silicon. 
 The main contribution of this work is that it develops a mostly digital 
calibration method to treat the sampling clock skew problem in SHA-less pipeline 
ADC architecture, in contrast to the conventional analog solutions. It removes the 
stringent constraints of sampling timing matching between the S/H path and sub-
ADC path, and allows more freedom in optimizing the clock distribution and 
input networks. This technique essentially improves the viability of this power-
efficient architecture in high input frequency applications.  
 
1.6 Thesis Organization  
 This dissertation is organized as follows: 
 Chapter 2 introduces the principle of pipeline ADC operation and the 
architectural built-in redundancy. Then, it discusses the advantages of SHA-less 
architecture, and analyzes the sampling clock skew problem in SHA-less pipeline 
ADCs.  
 Chapter 3 describes the mostly digital, background clock-skew calibration 
algorithm for the SHA-less pipeline architecture. The calibration can be easily 
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realized in circuits and the implementation issues are discussed. The calibration 
algorithm is verified in behavior simulations. 
 Chapter 4 presents the prototype design of a SHA-less, 10-bit 100-MS/s 
pipeline ADC employing this clock skew calibration technique. The calibration 
circuits were fully integrated on chip. The design details of important building 
blocks are included in this chapter. The measurement results are reported, and the 
calibration proves to be effective at removal of the sampling clock skew in SHA-
less pipeline ADCs. 
 Chapter 5 concludes and summarizes this research.  
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CHAPTER 2 
PIPELINE ADC ARCHITECTURE 
Pipeline ADCs are widely used in medium-to-high resolution Nyquist 
applications. They are known for high throughput and low complexity for high 
resolution analog-to-digital conversions. The advantage stems from the 
concurrent operation of all stages and the inter-stage gain. In this chapter, the 
pipeline ADC architecture is reviewed. Redundancy is a key technique in the 
pipeline ADC implementation, which substantially reduces the sensitivity of the 
ADC performance to circuit non-idealities and ensures robust operations. The 
architectural redundancy is studied in this chapter. Pipeline ADCs are commonly 
implemented with a front-end SHA, which minimizes the sampling clock skew 
effect but significantly increases the ADC power consumption. However, 
removing SHA induces performance degradation at high input frequencies due to 
the sampling clock skew. This problem is analyzed in the end of this chapter. 
 
2.1 Architecture Overview  
A pipeline ADC, as is suggested by the name, digitizes an input signal in a 
pipeline manner. Figure 2.1 draws the block diagram of a pipeline ADC. It is 
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composed of several identical or similar stages and all stages operate 
concurrently. A pipeline stage mainly consists of three blocks, namely, a S/H 
which samples the signal (i.e., the ADC input for the first stage, or the residue of 
the previous stage), a sub-ADC which digitizes the signal by comparing with 
reference voltages, and a residue amplifier which together with the S/H forms an 
MDAC to generate a residue which is passed onto the subsequent stages for the 
further quantization. The concurrent operation of stages brings in high throughput. 
A salient feature of a pipeline ADC, which distinguishes it from other multi-step 
ADCs, is inter-stage gain. The inter-stage gain is essential to maintain the signal 
range throughout the conversion, and thus not only can the reference be shared 
among all stages but also the circuit noise from later stages gets suppressed.  
 
n1 bits
Vin
S/H
A/D
Clock
Vin
n1 bits
Stage 2 Stage K
n2 bits nk bits
Gain
Vres,1
Vres,1
Stage 1
Bits Alignment
N bits
D/A
 
Figure 2.1.  Block diagram of a pipeline ADC.  
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Pipeline ADCs usually work on non-overlapping clocks shown in Figure 
2.2. The sub-ADC resolves bits during the non-overlapping time. The rest of the 
time is used for the signal acquisition of the S/H and the residue amplification of 
the MDAC. The first stage always operates on the most recent sample while the 
other stages work on the residues from the previous samples. 
 
Φ1
Φ2
N1 Φ1_1 N2 Φ2_1 N3 Φ1_2 N4 Φ2_2
N1: stage 1 sub-ADC quantizes i
th
 sample
Φ1_1: stage 1 MDAC generates residue for i
th
 sample
N2: stage 2 sub-ADC quantizes the residue of i
th
 sample
Φ2_1: stage 2 MDAC generates residue for i
th
 sample
N3: stage 1 sub-ADC quantizes (i+1)
th
 sample
stage 3 sub-ADC quantizes the residue of i
th
 sample
Φ1_2: stage 1 MDAC generates residue for (i+1)
th
 sample
stage 3 MDAC generates residue for i
th
 sample
N4: stage 2 sub-ADC quantizes the residue of (i+1)
th
 sample
stage 4 sub-ADC quantizes the residue of i
th
 sample
Φ2_2: stage 2 MDAC generates residue for (i+1)
th
 sample
stage 4 MDAC generates residue for i
th
 sample  
 
Figure 2.2. The timing scheme of pipeline ADCs. 
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Pipeline ADCs are known for high throughput with moderate delays. In a 
K-stage N-bit pipeline ADC, a complete quantization is done in K/2 clock cycles, 
though every clock cycle outputs N bits. As each stage actually processes 
different samples at the same time, the digital outputs of each stage must be 
properly delayed when computing the final output. For example, the i
th
 stage 
digits should be delayed by K-i half clock cycles when combing bits, as shown in 
Figure 2.3. 
n1 
Vin
Stage 2 Stage K
n2 nk
Stage 1
 Delay
 Delay  Delay
 Delay  Delay
Add
N
 
Figure 2.3. Bit synchronization. 
A pipeline ADC breaks high-resolution conversions into multiple 
successive steps and thus greatly reduces the total number of comparators 
involved compared with a flash converter. The number of comparators needed for 
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an N-bit flash ADC is 2
N
-1, which grows exponentially with respect to the 
conversion resolution.  In contrast, the number of comparators required for an N-
bit pipeline ADC with n-bit/stage is     12/)12(
/   nnNNn nN . Table 2.1 
compares the number of comparators needed for a 10-bit ADC between the flash 
and pipeline architecture. It is evident that the pipeline ADC architecture requires 
far fewer comparators for high-resolution conversions. A large number of 
comparators induce large input capacitance, stringent comparator offset 
requirement, and difficulty in signal and clock distribution, which prevents the 
flash architecture from high resolution conversions. In contrast, a pipeline ADC 
maintains low-to-moderate complexity of each stage, and efficiently accomplishes 
high resolution conversions by cascading multiple stages. 
Table 2.1. Total number of comparators required for a 10-bit ADC 
Flash 1-b/s pipeline 2-b/s pipeline 3-b/s pipeline 4-b/s pipeline 
1023 10 15 22 33 
 Let us take a simple example to see how a pipeline ADC performs an A/D 
conversion. Figure 2.4(a) shows a 4-bit ADC with two stages, and each stage 
resolves two bits. The functionality of a pipeline stage can be represented by a 
residue transfer curve, in which the x-axis corresponds to the analog input and the 
y-axis presents the residue output as shown in Figure 2.4(b). In the residue 
transfer curve, the transition points directly relate to the comparator thresholds in  
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the sub-ADC, which divides the signal range into four equally spaced sections; 
each section is labeled by a digital code; in addition, the residue is gained by four 
times to be restored to the signal full range (-1/2 FS to 1/2 FS). Figure 2.5 
illustrates the process of the ADC digitizing an input of 1/4 FS using the residue 
transfer curve. For the first pipeline stage, its input is the ADC input 1/4 FS, 
which corresponds to the digital code "11" and the residue -FS/2 in the residue 
transfer curve. Thus, it outputs "11" and generates a residue of  -FS/2. The second 
stage input is the first stage residue output, -FS/2, which corresponds to the digital 
code "00" in the residue transfer curve. Consequently, the second stage results in 
"00". The overall digitized value is the sum of the digitized value of the first stage  
2 bits
Vin
Stage 2
2 bits
Stage 1
0-FS/2
00
0
01 10
FS/2
FS/2
Vin
Vres
11
Vres
(a)
(b)  
Figure 2.4. Block diagram of a 4-bit pipeline ADC (a) and the residue transfer 
curve of each stage (b).    
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multiplied by the inter-stage gain and the digitized value of the second stage. As 
the inter-stage gain of a 2-bit/stage architecture is four, in the digital domain, the 
final ADC outputs can be obtained by left shifting the first-stage output codes by 
two and then bitwise adding it to the second stage output codes. Thus, the ADC 
output is "1100", which is equivalent to directly linking the stage outputs together. 
As 1/4 FS happens to be a decision level, it can be also digitized to "1011".  
Due to the concurrent operation of stages, the number of bits resolved in 
each stage (stage resolution) is not constrained by the ADC resolution. However, 
using optimal stage resolution can minimize power consumption, chip area and 
design effort. Intuitively, 1-bit/stage requires too many pipeline stages while too 
many bits resolved in one stage results in a large number of comparators in a 
0-FS/2
00
0
01 10
FS/2
FS/2
Vin,1
Vres,1
11
0-FS/2
00
0
01 10
FS/2
FS/2
Vres,1 
Vres,2
11
Vin=1/4 FS
Stage 1 Stage 2
Stage 1:  11
Stage 2:       00
Overall: 1100  
Figure 2.5. Example of converting an input of 1/4 FS (full signal range is from     
-1/2 FS to 1/2 FS).  
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pipeline stage, so neither is optimal. More rigorous analysis must take the pipeline 
inter-stage gain and the conversion speed into consideration. Previous research 
points out that a 2-3 bit/stage resolution with a pipeline stage scaling factor about 
inverse of the inter-stage gain yields the lowest power consumption at medium to 
high conversion speed [10]. However, in additional to power consumption, 
MDAC matching requirements and design and layout effort should also be 
considered when determining the per-stage resolution and the scaling factor. It is 
well known that a large stage resolution relaxes the DAC matching accuracy 
requirement. Assuming the capacitor mismatches are independent and normally 
distributed with a zero mean and a variance of σ2, if the maximum integral 
nonlinearity (INL) and differential nonlinearity (DNL) error is half least 
significant bit (LSB) with a possibility of 68%, the capacitor matching accuracy 
required by INL and DNL, σINL and σDNL, can be derived as 
2/2
1
nNINL 
  ,        (2.1) 
12
1


nNDNL
 ,        (2.2) 
where N is the overall ADC resolution and n is the pipeline stage resolution [10]. 
The demand for capacitor matching accuracy decreases exponentially as the stage 
resolution increases. Therefore, in matching limited designs, it is beneficial to 
resolve multiple bits in the first pipeline stage to enable capacitor downscaling to 
the kT/C limit, and thus to save power and chip area. However, on the other hand, 
- 25 - 
 
with the same total size of MDAC capacitors, a larger per-stage resolution results 
in smaller capacitors, and thus larger capacitor mismatch. Thus, considering the 
variance of capacitor mismatch σ2 is proportional to the cap size,  
     
nC 2/
1
 ,          (2.3) 
it can be derived that  
    
C
DNL
nN 2/2 


 ,         (2.4) 
    
C
INL
N2


 ,         (2.5) 
where λ is a constant related to the random variation of capacitance [7]. Equations 
(2.4) and (2.5) reveal that the DNL improves by a factor of 2 with each 
additional bit the stage resolves, while the INL stays the same when the total 
sampling capacitance is fixed.  
 
2.2 Digital Redundancy 
Pipeline ADCs are generally implemented with redundancy to ensure 
robust operations. In the following, the pipeline ADC residue transfer curve, 
which presents the input and output relationship of a pipeline stage, is used to 
illustrate the key idea of digital redundancy.  
Figure 2.4(b) depicts an ideal transfer curve of a 2-bit pipeline stage. The 
pipeline stage quantizes the input into four levels from "00" to "11" by comparing 
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it with three thresholds at -FS/4, 0, and +FS/4, where FS is the full signal range. 
The residue is generated by subtracting the analog value corresponding to the 
digital output from the input signal and gaining up that difference by four. In this 
way, the pipeline stage output is restored to the full signal range. The transfer 
curve in Figure 2.4(b) is valid in perfect operation of a pipeline ADC stage. 
However, circuits have non-idealities, such as comparator offsets and amplifier 
offsets. The amplifier offset shifts the whole transfer curve vertically and the 
comparator offset shifts the transition point of the curve horizontally, as illustrated 
in Figure 2.6. Due to offsets, the residue will not be bounded by the nominal 
signal range, resulting in over-range errors which are highlighted in dotted circles 
in Figure 2.6. Over-range errors are fatal to A/D conversions because the analog 
information is lost and can never be retrieved from the subsequent stages. This 
example clearly reveals that a residue transfer curve like Figure 2.4(b) is not 
robust in front of offsets.  
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Figure 2.6. Example of 2-bit/stage residue transfer curve with amplifier offset 
(left) and comparator offset (right). 
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 In order to prevent over-range errors, redundancy is necessary in pipeline 
stages. There are numerous ways of building in redundancy, e.g., applying smaller 
inter-stage gain to reduce the residue swing and therefore leaving margin for 
circuit offsets, or using additional comparators to detect over-range errors [33]. 
Among various ways, n.5-bit/stage pipeline architecture is the most popular 
method, which implants redundancy efficiently and can be easily implemented 
[12]. An ideal 1.5-bit/stage residue transfer curve is depicted in Figure 2.7 for 
example. It makes use of non-uniform quantization and digitizes the input into 
three levels from "00" to "10" ("11" is forbidden) by two thresholds at -FS/8 and 
FS/8. The digitized values of the three levels are -FS/4, 0, and FS/4, respectively. 
The residue is produced by subtracting the digitized value from the input and 
doubling that difference. As is drawn in Figure 2.7, the residue is thus constrained 
within ±FS/4 over the input range from -3/8 FS to 3/8 FS. This feature is exploited 
to tolerate offsets.  
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Figure 2.7. Ideal 1.5-bit/stage residue transfer curve. 
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 Next, let us examine the change of the transfer curve in Figure 2.7 in the 
presence of comparator offsets and amplifier offsets respectively. Like in Figure 
2.6, comparator offsets shift the transition points horizontally. However, the 
comparator offset alone will not cause over-range errors as long as it (Vos_cmp) is 
smaller than ±FS/8 as illustrated in Figure 2.8. In this case, the comparator offset 
induced error is completely absorbed by the pipeline redundancy. Figure 2.8 also 
depicts the overall ADC transfer curve, in which the x-axis is the ADC analog 
input and the y-axis is the output digital codes, assuming an infinite number of 
stages. This transfer curve indicates that comparator offsets exert no effect on the 
overall A/D conversion. Unlike comparator offsets, the amplifier offset shifts the 
whole transfer curve vertically, and therefore always results in over-range errors 
for full-scale inputs. However, this problem turns out benign if the amplifier 
offset (Vos_amp) is small enough such that no residue clips over the middle range as 
shown in Figure 2.9(a). In this case, the overall ADC transfer curve is a perfectly 
straight line except when the input approaches maximum or minimum as shown 
in Figure 2.9(b). Compared with the ideal transfer curve (the dotted line in Figure 
2.9(b)), the useful input range shrinks and the output is shifted systematically, but 
the linearity is still perfect for the valid input range.  
 In reality, both amplifier offsets and comparator offsets exist at the same 
time as shown in Figure 2.10. Although no over-range error occurs for inputs over 
the middle range in a single stage residue transfer curve, problems may arise  
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when cascading stages together. To gain a more in-depth view, let us study an 
example sketched in Figure 2.11. In this ADC, the first stage only bears a  
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Figure 2.8. 1.5-bit/stage residue transfer curve with comparator offset (left) and 
the overall ADC transfer curve (right). 
 
0-FS/2
00
0
01 10
FS/2
FS/2
Vin
Vres
Vos_amp
Vin
d
Valid Vin
(a) (b)  
Figure 2.9. 1.5-bit/stage residue transfer curve with amplifier offset (a); the real 
(in solid line) and the ideal (in dotted line) ADC transfer curve (b). 
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Figure 2.10. 1.5-bit/stage residue transfer curve with both comparator and 
amplifier offsets. 
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Figure 2.11. Conversion example: first-stage residue transfer curve (a), second-
stage residue transfer curve (b), ADC transfer curve (c), and equivalent residue 
transfer curve of the first two stages (d). 
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comparator offset while the second stage only suffers an amplifier offset; the 
back-end stage is an ideal ADC with infinite resolution. Cascading all stages 
together, the comparator offset in the first stage and the amplifier offset in the 
second stage give rise to both missing codes and missing decision levels, as is 
shown in the ADC transfer curve in Figure 2.11(c), severely damaging the 
linearity of the whole A/D conversion. In fact, this problem can be revealed by 
studying the residue transfer function of the first two stages together, which is 
equivalent to a 2.5-bit/stage residue transfer curve shown in Figure 2.11(d). In 
Figure 2.11(d), the residue goes out of the signal full range for middle-range 
inputs, which leads to the recess in the overall ADC transfer curve in Figure 
2.11(c). In all, both comparator offsets and amplifier offsets may cause over-range 
errors and incur conversion failure. However, in real circuits the amplifier offset 
is usually much smaller than the comparator offset because the amplifier is much 
larger in size. Therefore, comparator offset is often the dominant offset error. In 
addition, offset cancellation techniques are also widely used in both amplifier and 
comparators to minimize their offsets [34]-[37] .  
 Generalized from 1.5-bit/stage architecture, the key features of an n.5- 
bit/stage are listed in Table 2.2. Although an n.5 bit/stage outputs n+1 bits, it has 
only 2
n+1
-1 quantization levels, and the inter-stage gain is halved compared with 
that of a straight n+1 bit/stage architecture.  
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Table 2.2. Features of n.5-bit/stage architecture 
Per stage resolution 1.5 2.5 3.5 n.5 
Inter-stage gain 2 4 8 2
n
 
No. of comparators per stage 2 6 14 2
n+1
-2 
Redundancy FS/8 FS/16 FS/32 FS/2
n+2
 
 Due to the reduced inter-stage gain, the final ADC outputs cannot be 
obtained by directly linking the codes from each stage together. Figure 2.12 
shows a pipeline ADC with n.5-bit/stage, and the digital output from the i
th
 stage 
is ni, i=1,2,...k. Let us denote D(ni) as the digitized value of the digital codes ni, 
and d is the ADC final output code. The digitized value of the ADC output should 
be the weighted sum of the digitized value of each stage output, and the weight is 
the accumulated stage gain, which is expressed in Equation (2.6), 
  )(...)(2)(2)( 2
)2(
1
)1(
k
knkn nDnDnDdD   .       (2.6) 
And therefore, in the digital domain, 
      kn...k-t by n left shif nk-t by n left shifnd  21 21 .      (2.7) 
It can also be derived that in order to achieve an N-bit resolution with n.5 bit/stage, 
the required stage number k is  
          
n
N
k
1
 .         (2.8) 
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Figure 2.12. A pipeline ADC with n.5-bit/stage. 
 Let us, again, take a 4-bit ADC digitizing 1/4 FS as an example to 
illustrate the conversion process using an n.5-bit/stage architecture, as is shown in 
Figure 2.13. Three 1.5-bit stages are needed to reach the 4-bit resolution 
according to Equation (2.8). In the first-stage residue transfer curve, an input of 
1/4 FS corresponds to the digital code "10" and the residue zero. Thus, stage one 
outputs code "10" and residue zero. The residue is passed on to the second stage 
as an input. Similarly, observing the residue transfer curve, the second stage 
outputs code "01" and generates a residue of zero for the third stage. Stage three 
resolves the input to be "01". Thus, by Equation (2.7) the final ADC output 
should be 
 '1'1'0'1'1'01'1'02'0'14/1  t by  left shif  by left shiftd FSvin .      (2.9) 
The final conversion result is same as that of using 2-bit/stage architecture in 
Section 2.1.  
 The redundancy range of an n.5-bit/stage architecture is also listed in 
Table 2.2. It is obvious that the redundancy range shrinks by a factor of two with 
each bit increased in the stage resolution. It has been pointed out in Section 2.1 
that 2-3 bit/stage is the most power efficient stage resolution at medium to high  
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conversion speed. But unfortunately it does not provide as much redundancy as a 
1.5-bit/stage architecture. 
 Furthermore, the residue swing can be further reduced by adding 
additional folds in the transfer curve, as depicted in Figure 2.14. Two 
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Figure 2.13. A 4-bit pipeline ADC resolving 1.5 bits per stage (a), conversion 
process for an input of 1/4 FS (b), combining bits from the all stages to form the 
final output code (c). 
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supplementary comparators sit near the ends of the input, which folds back the 
curve and halves the residue swing for large input amplitudes [9], [14], [29], [38]. 
This relaxes the design for the residue amplifier at the cost of increased 
complexity in the sub-ADC and coding.  
FS/2
Vin
-FS/2 FS/2
FS/4
-FS/4
Vres
 
Figure 2.14. Residue transfer curve with 2
n+1
 comparators (solid) and with 2
n+1
-2 
comparators (dashed). 
 
2.3 Noise in Pipeline ADCs 
 Noise directly affects the conversion accuracy. Quantization induces 
quantization noise; in addition, active circuitry and resistors also generate circuit 
noise. Many types of circuit noise exist in ADCs, such as Flicker noise and 
thermal noise. Flicker noise, also known as 1/f noise, is associated with direct 
currents and its energy is concentrated at low frequency [39]. The major flicker 
noise sources in ADCs are op-amps, which often conduct DC currents. However, 
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as flicker noise is composed of mostly low frequency components, methods such 
as chopping can effectively remove its effect [37]. In addition, in high speed 
ADCs the total flicker noise power is much smaller than thermal noise which 
exhibits a flat spectrum over the frequency of interest. Therefore, in most cases, 
thermal noise is the dominant noise type in pipeline ADCs. Thus, only thermal 
noise is considered in the following analysis to simplify calculation.  
 Thermal noise originates from the random thermal motion of the electrons. 
Its noise spectrum is white over our frequencies of interest. In a resistor R, the 
thermal noise can be represented by a series voltage generator, 
    fkTRv R  4
2 ,     (2.10) 
where k is the Boltzmann's constant, T is the Kelvin temperature, and Δf  is the 
frequency bandwidth. In a MOS transistor in saturation, the thermal noise can be 
represented by a voltage generator , 
   mMOS gfNFkTv /4
2  ,     (2.11) 
where gm is the transistor trans-conductance, and NF is the noise factor, which is 
2/3 for long-channel transistors and larger than 2/3 for short-channel transistors. 
For white noise sources, the calculation of the total output noise can be simplified 
using Equation (2.12) 
       NooT fNv 
2 ,                 (2.12) 
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where No is the output noise spectrum density at DC, and fN is the noise bandwidth. 
In a one-pole system, the equivalent noise bandwidth is derived to be 
     BWfN
2

 ,             (2.13) 
where BW is the -3dB bandwidth of the system [39].  
 With the information above, the thermal noise generated by a pipeline 
ADC can be calculated. The sampling scheme of the pipeline first stage can be 
simplified as Figure 2.15. And the sampled noise is 
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,     (2.14) 
where r11, r12 are the switch turn-on resistances, n is the stage resolution, and Cu is 
the unity sampling capacitance. 
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Figure 2.15. Simplified sampling scheme of the pipeline first stage. 
 The sampling scheme of the j
th
 ( 2j ) pipeline stage is simplified in 
Figure 2.16.  The output noise spectral density at DC is 
          
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where gm,j-1 is the trans-conductance of the input transistor of the (j-1)
th
 stage op-
amp, NFop is the op-amp noise factor, and  is the feedback factor which can be 
calculated by Equation (2.16). 
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where g  is the ratio between the summing node (op-amp input) parasitic 
capacitance and the total sampling capacitance of the current stage. The main 
parasitic comes from the gate capacitance of the op-amp input transistors and the 
wire capacitance of the summing node routing. Assuming a single-pole system, 
the 3-dB bandwidth of the sampling path is  
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Figure 2.16. j
th
 pipeline stage sampling scheme (j>1). 
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where jtotC , is the total op-amp output loading, which can be derived as  
  u
jn
u
jn
u
j
jtot CCCC
12
0
2
, 22)1(
    ,       (2.18) 
where γ is the stage scaling factor and ηo is the ratio of the excessive loading 
capacitance over the current stage total sampling capacitance. The “excessive 
loading capacitance” means any loading except for the next stage MDAC 
sampling capacitance, which includes parasitic capacitances related to the op-amp 
output devices, the interconnect capacitances, and the capacitive loading of the 
next stage comparators. Thus, the sampled noise of the j
th
 stage can be computed 
based on Equations (2.12), (2.15)-(2.18).  
 With the knowledge of the sampled noise from each stage, the total input 
referred noise can be derived, 
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where oiv
2 , i=1,2,...k, is the noise generated by the k
th
 stage, and G is the inter-
stage gain. Based on reasonable assumptions, such as that the pipeline stages have 
the same bandwidth, resolution, and scaling factor, a closed form of total noise 
can be derived with regard to the trans-conductance of op-amp transistors, 
sampling capacitances, scaling factor, and stage resolution. As the trans-
conductance gm is directly related to power consumption by   
    movgVI
2
1
 ,        (2.20) 
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where Vov is the overdrive voltage, the trade-off between noise and power 
consumption can be obtained in a closed form. Thus, the optimal stage resolution 
and scaling factor can be analytically studied. Readers can refer to [10] for 
detailed deviations. In practical pipeline ADC designs, more accurate noise 
analysis can be attained by noise simulations.    
 
2.4 SHA-Less Power Efficiency 
 In a typical pipeline ADC implementation, a dedicated sample-and-hold 
amplifier (SHA) is utilized before the first pipeline stage to enhance dynamic 
performance, as is shown in Figure 2.17. The front-end SHA ensures the S/H path 
and sub-ADC path acquire the same sample even if there is sampling clock skew 
between them.  
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Figure 2.17. SHA holds the signal when the first stage samples.  
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 In CMOS technology, a SHA, as indicated by its name, is an operational 
amplifier based switched capacitor circuit which is capable of tracking/sampling 
the analog input signal and holding the value. A flip-around SHA, whose block 
diagram is shown in Figure 2.18(a), is widely used in many ADCs for its 
simplicity and large closed loop bandwidth,. It works on a non-overlapping clock 
scheme shown in Figure 2.18(b). At Ф1, the input vin is sampled on the sampling 
capacitor Cs, and the op-amp is resetting in the mean time; at Ф2, the bottom plate 
of Cs is connected to the op-amp output, forcing the op-amp output to be vin. In 
differential circuits, the output common mode of the flip-around SHA is 
determined by the input signal common mode because the SHA output is an exact 
copy of the input. In addition, the op-amp output needs to swing from 0 to vin in 
Ф2. The op-amp quality directly affects the linearity of the SHA, and it is difficult 
for a high gain op-amp to provide a large swing. The pre-charge SHA drawn in 
Figure 2.19 greatly reduces the op-amp swing requirement [40]. At Ф1, vin is 
sampled on both Cs and Co while the op-amp is resetting; thus, the SHA output is 
charged to vin. At Ф2, the op-amp only needs to supply a voltage at ground to 
sustain a SHA output at vin, which basically requires nearly zero op-amp swing. 
Nonetheless, similar to a flip-around SHA, the output common mode of a charge-
redistribution SHA is set by the input common mode. In applications imposing 
the need for different input and output common modes, a charge redistribution 
SHA can be used instead. Its block diagram is sketched in Figure 2.20. At Ф1, the 
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input is acquired on Cs; at Ф2, the charge on Cs is transferred to Cf which drives 
the SHA output to be -vin. In differential circuits, only the differential charge is 
transferred during Ф2, and thus the input and output common modes are 
decoupled. Therefore, a charge redistribution SHA is compatible with a large 
input common mode range. In addition, it places no signal dependent disturbance 
to the input because the top-place of the sampling capacitor has always been reset 
before connecting to the input. Nonetheless, one thing in common to all SHAs is 
that they require an op-amp, whose DC gain, bandwidth, noise, and power need to 
be carefully optimized.  
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Figure 2.18. Flip-around SHA (a) and timing diagram (b). 
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Figure 2.19. Precharge SHA. 
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Figure 2.20. Charge redistribution SHA. 
 The front-end SHA adds noise at the ADC input but provides no signal 
gain. Thus, it consumes substantial power and leads to increase in the total 
sampling capacitance to achieve the same SNR performance as the SHA-less 
ADCs do. An analytical comparison of the power consumption and the input 
capacitance between pipeline ADCs with and without the front-end SHA for the 
same noise specification is conducted following the noise analysis in Section 2.3. 
The analysis assumes that the pipeline stages have the same bandwidth, resolution, 
and scaling factor which equals 1/2
n
; op-amps have the same overdrive voltage 
and are in folded cascode structure; and the front-end SHA is in flip-around 
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topology. The comparison results of the ADC power consumption with and 
without SHA (PwSHA/PSHAless) and the ADC total input capacitance 
(CinwSHA/CinSHAless) are plotted with respect to the ratio between the SHA 
sampling capacitance and the total sampling capacitance of the pipeline first stage 
in Figures 2.21 to 2.23. They show that using a front SHA results in at least 50% 
increase in power consumption and ADC input capacitance. Needless to say, low 
power is always favorable, and low input capacitance is also desired to achieve 
good input linearity at high input frequencies.  
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Figure 2.21. Power and input capacitance comparison between pipeline ADCs 
with SHA and without SHA with no parasitic (ηo= ηg=0). 
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Figure 2.22. Power and input capacitance comparison between pipeline ADCs 
with SHA and without SHA at medium speed and resolution (ηo= ηg=0.5). 
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Figure 2.23. Power and input capacitance comparison between pipeline ADCs 
with SHA and without SHA at high speed and resolution (ηo= ηg=1). 
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In addition, the front-end SHA also induces distortion; the design of front-
end SHA is challenging by itself in high-speed and high-resolution ADCs. 
Therefore, it is beneficial to eliminate the SHA to save power, sampling 
capacitance, and complexity. However, the key problem with SHA-less 
architecture is that it is vulnerable to sampling clock skew, which prohibits its use 
at high input frequencies.  
 
2.5 Sampling Clock Skew in SHA-Less Pipeline ADCs 
 In a SHA-less pipeline architecture, the S/H and the sub-ADC in the first 
stage simultaneously sample a dynamic input signal instead of a held signal. 
Therefore, they may obtain different sampled values for the same event if there is 
a sampling clock skew or/and if there is bandwidth mismatch between their input 
networks, as is shown in Figure 2.24. The mismatch error will go uncorrected if 
the digital error-correction range of the n.5-bit pipeline stage is exceeded, and 
ultimately causes gross conversion errors .  
 Clock skew stems from the clock edge misalignment in distribution and 
the threshold variations among the sampling switches of the S/H and the 
comparators. The propagation delay of the clock is dependent on process, supply 
voltage, temperature, and loading (PVTL), while the effect of the threshold 
mismatch also depends on the rise or fall time of the clock. To minimize the effect 
of the sampling clock skew between the S/H and the sub-ADC paths, the clock 
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buffers and routing as well as the sampling switches should be well matched, and 
the sampling clock should have a very sharp rising or falling edge. However, it is 
difficult to achieve such a matching accuracy in practice because the MDAC and 
sub-ADC are dramatically different in size and location. As a result, clock skew 
always exists and degrades the ADC performance at high input frequencies. This 
sampling clock skew effectively creates a large dynamic offset in the sub-ADC at 
high input frequencies and leads to conversion failures when the resulting error 
exceeds the built-in redundancy of the pipeline architecture.  
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Figure 2.24. Sampling clock skew in the pipeline first stage. 
 As analyzed in the Appendix, the effect of bandwidth mismatch between 
the input networks of the S/H and sub-ADC can be translated into a sampling 
clock skew effect, and therefore the overall effect of the mismatches can be 
approximated as a sampling clock skew error to the first order: 
           
tFSVerr  maxmax,
2
1
 ,             (2.21) 
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where FS is the full range of the input signal, max is the highest signal frequency 
of interest, and t  is the total effective sampling clock skew, which consists of 
two parts, ct , the actual clock skew between the two paths, and i , the effective 
skew resulting from the input bandwidth mismatch between the two paths. As 
analyzed in the appendix, ct  usually dominates the two skew terms for typical 
applications. Also, the sample mismatch error increases as a function of the input 
frequency. It effectively creates a dynamic offset in the sub-ADC path and causes 
the conversion to fail when the offset exceeds the built-in redundancy of the 
ADC. Figure 2.25 plots the simulation results of a 10-bit, SHA-less pipeline ADC 
with a 3.5 bit front-end stage digitizing a 500-MHz sine-wave signal with and 
without sampling clock skew while other circuit components are ideal. It shows 
that a large clock skew induces discontinuity in the ADC outputs and causes 
conversion errors.  
Modern pipeline ADCs are typically implemented with digital redundancy 
to combat circuit non-idealities. Although a multi-bit architecture relaxes the 
capacitor matching requirement and offers better power efficiency, its built-in 
redundancy is much less compared to a 1.5-bit/stage architecture. To achieve a 
successful conversion, the total sub-ADC error should be within the built-in 
redundancy, e.g., for an n.5-bit stage, 2_ 2/
 ntoterr FSV . The sub-ADC error is 
induced by circuit non-idealities such as comparator offsets, the sampling clock 
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skew, and reference errors. Assuming that a quarter of the error budget is 
allocated to the sampling skew error, for a input frequency of max , the skew 
tolerance can be derived as 
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24
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Figure 2.25. The digitized value of a 500-MHz sine signal by a 10-bit SHA-less 
pipeline ADC with a 3.5-bit front stage without clock skew (upper) and with a 30-
ps clock skew (bottom).  
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 The skew tolerance versus input signal frequencies for a 3.5-bit front-end 
is plotted in Figure 2.26. It shows the sampling clock skew should be controlled 
within 10 ps to process a signal with a frequency of 250 MHz and above. In 
reality, as the MDAC and sub-ADC are very different in size and location, and 
also because the clock skew is PVT dependent, it is demanding to match the 
networks involved to such high precision.  
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Figure 2.26. Skew tolerance vs. input signal frequencies for a SHA-less pipeline 
ADC with a 3.5-bit front-end assuming a quarter of the redundancy is allocated 
for skew tolerance.  
 In a multi-bit pipeline stage, clock skew may also exist among 
comparators. However, the projected skews among comparators are much smaller 
than the skew between the MDAC and sub-ADC, because the comparators are 
identical in size and topology, and they are very close in layout.  
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2.6 Summary 
 Pipeline ADCs break high resolution into multiple steps. Thanks to the 
concurrent operation of all-stage and the inter-stage gain, they are able to perform 
high-speed high-resolution A/D conversions with low complexity and low power. 
Pipeline ADCs are usually implemented in n.5-bit/stage architecture which offers 
architectural redundancy to combat circuit non-idealities. The built-in redundancy 
shrinks by a factor of two for each additional bit the pipeline stage resolves. 
Multi-bit-per-stage relaxes the DAC matching accuracy requirement and yields 
good power efficiency, but it offers limited architectural redundancy. Pipeline 
ADC can save significant power and input capacitance by eliminating the front-
end SHA. However, in a SHA-less architecture, the sampling mismatch between 
the S/H path and the sub-ADC path will result in gross conversion error if this 
mismatch exceeds the pipeline redundancy. Therefore, SHA-less multi-bit front-
end pipeline ADCs suffer severe performance degradation at high input 
frequencies.  
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CHAPTER 3 
SAMPLING CLOCK SKEW 
CALIBRATION ALGORITHM FOR 
SHA-LESS PIPELINE ADCS 
The SHA-less architecture is much more power efficient than its 
counterpart with front-end SHA. However, the main problem with SHA-less is 
the sampling clock skew between the S/H and sub-ADC path in the pipeline first 
stage. In this chapter, a gradient-based, mostly digital calibration algorithm is 
introduced to remedy the skew problem. The calibration implementation will also 
be presented.  
 
3.1 Calibration Algorithm for Sampling Clock Skew 
As discussed in Section 2.2, pipeline ADCs are typically implemented 
with an n.5-bit/stage architecture. Due to the built-in digital redundancy of the 
transfer characteristic, the clock skew information can be extracted from the 
residue output of the first pipeline stage.  
The residue transfer curve of the n.5-bit/stage architecture is shown in 
Figure 3.1. When the sub-ADC output is neither the minimum code nor the 
maximum code, the residue voltage should not exceed ±FS/4 if all circuit 
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components are ideal. When timing skew is present, the resulting dynamic offset 
pushes the residues to go beyond this bound. At the same input frequency, the 
larger the sampling clock skew, the larger the dynamic offset, and consequently 
more out-of-bound residues. Thus, observing the out-of-bound residues is 
informative for the detection of the sampling clock skew.  
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Figure 3.1. An exemplary residue transfer curve of the n.5-bit/stage pipeline 
architecture with sampling clock skew. 
Based on the strong correlation between the out-of-range residues and the 
magnitude of sampling clock skews, a gradient-based calibration method is 
developed. The block diagram of the first pipeline ADC incorporating the 
proposed skew calibration circuit is shown in Figure 3.2. The clock output of a 
variable delay circuit alternating between two delays (t-Δt1 and t+Δt2) from 
sample to sample, digitally controlled by the calibration logic, is used to trigger 
the sub-ADC. The two delays are initially set far apart from each other with one 
leading and the other trailing the actual sampling point of the S/H path. 
- 54 - 
 
Depending on the number of the out-of-bound residues observed corresponding to 
the two delays, a gradient-based approximation algorithm is used to step one 
trigger point that is farther from the S/H sampling point toward the one that is 
closer. This calibration process is presented by the algorithm flow graph in Figure 
3.3. And a convergence example is illustrated in Figure 3.4. At initial, the red 
sample point is leading and the blue one is trailing the S/H sampling point. The 
blue exhibits larger sampling clock skew, causing more out-of-bound residues. 
Therefore, the blue sampling point steps to the red one in the first iteration. Then, 
the red timing is farther from the correct timing, producing a larger error count, 
and thus is updated towards the blue. After a few such iterations, both delays 
should converge to the correct timing when no out-of-bound residue is further 
observed at the output (as shown in Figure 3.4(d)).  
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Figure 3.2. Clock skew calibration in the first pipeline stage. 
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Figure 3.3. Algorithm flow graph. 
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Figure 3.4. Sampling timing convergence example. 
However, when circuit non-idealities, e.g., offsets and noises, are taken 
into account, the residue voltage may exceed the range between -FS/4 and +FS/4 
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even if there is no sampling clock skew, which is shown in Figure 3.5. To allow a 
margin for these non-idealities, the observation bounds are set at VT and VB 
instead, as shown in Figure 3.5. VT and VB are between ±FS/2 and ±FS/4, and 
their positions do not need to be very accurate. Because the update direction of 
the sub-ADC sample points is determined by comparing the two timing settings, 
static effects, like comparator offsets and the variation in VT and VB, will be 
filtered out by the algorithm. In addition, an updating threshold can be set into the 
algorithm; i.e., the update is not triggered if the difference of the two error counts 
is less than the threshold, to suppress the statistical noise. Furthermore, the upper 
and lower bounds shown in Figure 3.5, i.e., VT and VB, do not need to be matched. 
Since the skew can be either positive or negative, and the input signal can be 
rising as well as falling, the underflow and overflow counts are summed together 
to obtain an unbiased estimation of the skew. This essentially translates into 
relaxed offset requirements of the two comparators to observe out-of-range errors. 
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Figure 3.5. Residue transfer curve of the n.5-bit/stage pipeline architecture with 
comparator offsets included. 
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 After the initial convergence, the skew may drift due to temperature or 
supply voltage variations. A similar gradient-based tracking algorithm is also 
devised to ensure a long-term synchronization of the involved clocks. Figure 3.6 
illustrates a tracking example. The S/H sample point is drifting from t to t' as 
shown in Figure 3.6(a). During that time the red sample point accumulates more 
out-of-range residue counts than the blue because the red exhibits larger clock 
skew on average. Therefore, the red sample point should be updated towards the 
blue. However, since the two sub-ADC sample points have converged to one LSB 
apart, they will move together with a step size of one LSB of the variable delay 
line towards the direction corresponding to the smaller timing error, as illustrated 
in Figure 3.6(b) [30]. As the observation bounds (VT and VB) are set away from 
the full scales (±FS/2), the pipeline built-in redundancy absorbs the skew error 
during tracking and ensures error-free conversion. In addition, the more frequent 
the algorithm updates, the faster drift the algorithm is capable of tracking. On the 
other hand, similar to the block LMS method, observing a larger number of 
samples per update yields better confidence of the update direction. Therefore, the 
number of samples observed per update should be optimized by taking both the 
clock drift speed and the statistical noise into account. 
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Figure 3.6. Clock skew drifts (a) and algorithm tracks the drift (b). 
 
3.2 Calibration Implementation  
The proposed calibration algorithm can be implemented by a few simple 
blocks as shown in Figure 3.7. In the diagram, two control codes are alternately 
fed into the variable delay circuit to produce two clocks with the S/H sampling 
clock sandwiched between them. The generated clocks are used by the sub-ADC 
in the first pipeline stage to sample the input signal.  The clock skew information 
of the two sub-ADC sampling clocks is collected by a pair of comparators with 
thresholds at VT and VB. They monitor the first stage residue output and signal an 
error whenever the residue is larger than VT or smaller than VB. The errors are 
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prorated and counted respectively for the two control codes of the variable delay 
circuit. A succeeding digital comparator compares the counts over numbers of 
samples. Then based on the comparison result, the control code leading to a larger 
error count is updated towards the other. Please note that the two additional 
comparators watching over the first stage residue output are optional, as the 
residue information can be extracted from the pipeline ADC outputs.  
ADC 1st stage
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Δt2 update
MUX
Error 
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ΣError (Δt1) Δt1 update
ΣError (Δt2) 
COMP
Variable 
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Digital
 
Figure 3.7. Block diagram of the calibration implementation. Inside the dotted 
rectangular area are the circuits for the sampling clock skew calibration. 
In the calibration circuits, only the variable delay circuit and the two 
comparators contain analog components, while the rest are purely digital. This 
leads to easy and robust implementation.  
 Although all the building blocks for the calibration are conventional, 
special attention should be paid to the variable delay circuit. The variable delay 
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circuit can be implemented with either an analog or a digital approach. An analog 
delay circuit can achieve a fine resolution, while the digital one is more robust 
over PVT (process, voltage, and temperature) variations and easier to implement. 
One possible implementation of the digital delay circuit is illustrated in Figure 3.8. 
An important consideration for this circuit is the maximum step size for delay 
adjustment. During the tracking mode, each update of the delay should not step 
the clock timing out of the bounds allowed by the digital redundancy 
(corresponding to the residue voltages at ±FS/2); otherwise, conversion error 
results. This sets the maximum step size of the variable delay circuit. On the other 
hand, a sufficient delay range must be covered. The trade-off between the two sets 
the minimum number of control bits of the variable delay circuit. 
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Figure 3.8. Digitally controlled delay circuit. 
To determine the step size (the LSB size) of the variable delay circuit, let 
us assume that the timing skew bounds allowed by the digital redundancy are ±tc, 
and the two trigger points of the sub-ADC result in timing skew -∆t1 and ∆t2. In  
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Figure 3.9. The sampling clock skew (∆t1 and ∆t2) relating to two trigger points of 
the sub-ADC converges 1 LSB away, sandwiched by the skew bound ±tc. 
steady state, the sub-ADC sample points converge to one LSB away sandwiched 
between ±tc, as shown in Figure 3.9; then, 
  ,≤≤-≤- 21 cc tttt                          (3.1)  
         ,12 tttr                     (3.2) 
where tr is the LSB size of the delay circuit. To prevent conversion errors, the 
next update must satisfy 
  ,≤+Δ 2 cr ttt          (3.3) 
             .-- 1 cr ttt                    (3.4) 
Equations (3.1) through (3.4) yield 
                                                               .
3
2
cr tt                             (3.5) 
Thus, the LSB size of the delay circuit can be calculated for a given skew bound, 
and the number of control bits can be further determined by taking the delay range 
into consideration.  
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3.3 Behavior Simulation         
Monte Carlo simulations are performed in SIMULINK to verify the 
proposed adaptive digital algorithm for the timing skew calibration. The model 
parameters are listed in Table 3.1.  
Table 3.1. Monte Carlo simulation parameters 
Stage resolution 2.5 bit 
Full scale ± 0.5 V 
Input signal 500-MHz, full scale 
Comparator offset () 15 mV 
Comparator noise () 5 mV 
Clock skew among comparators () 5 ps 
LSB size of delay cell 4 ps 
Number of samples per update 1000 
Out-of-bound residue observation bounds ± 0.46 V 
Figure 3.10 shows the convergence path of the two trigger points of the 
sub-ADC during a typical skew calibration. In this figure, sampling clock skew is 
on the top and the ADC conversion error is at the bottom, “0” indicates no 
conversion error observed and “1” indicates otherwise. In Figure 3.10, the skews 
of the two trigger points relative to the S/H path eventually both converge to 
around zero, and the pipeline ADC is free of any conversion error within a few 
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milliseconds after the calibration is engaged. Figure 3.11 shows the sub-ADC 
clock following a time-varying S/H clock in the tracking mode. The delay of the 
S/H clock is on the top, and the delay of the sub-ADC clock is at the bottom. Both 
clock delays are measured with respect to a leading system clock with zero delay. 
Figure 3.12 shows the residual sampling clock skew and its effect on the 
conversion of the pipeline ADC during the same tracking mode. Sampling clock 
skew is on the top and ADC conversion error is at the bottom; “0” in the bottom 
graph is defined the same as in Figure 3.12. It can be seen that the skew is always 
under control and exerts no effect on the correct functionality of the ADC. 
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Figure 3.10. Convergence of the clock skew compensation algorithm. 
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Figure 3.11. Sub-ADC clock tracking a time-varying S/H clock. 
 
0 0.01 0.02 0.03 0.04 0.05
-20
-10
0
10
20
[p
s
]
0 0.01 0.02 0.03 0.04 0.05
-1
-0.5
0
0.5
1
Time [s]
 
Figure 3.12. Sampling clock skew and ADC conversion error during the tracking 
mode. 
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3.4 Summary 
 A mostly digital calibration method is developed to remove the sampling 
clock skew between the S/H and the sub-ADC paths in SHA-less pipeline ADCs. 
The skew information is extracted from the first-stage residue outputs, and the 
sub-ADC sample point is adaptively tuned to synchronize with the S/H sample 
point. The effectiveness of the calibration algorithm is verified by behavior 
simulations.  
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CHAPTER 4 
PROTOTYPE DESIGN 
 A 10-bit, 100-MS/s SHA-less pipeline ADC incorporating the proposed 
clock skew calibration technique was implemented in 90-nm CMOS process. In 
this chapter, the design issues of the prototype chip are discussed in detail. The 
prototype chip occupies an active area of 0.26 mm
2
 and consumes a total power of 
12.2 mW. With calibration enabled, the ADC is capable of digitizing inputs up to 
600 MHz without sampling clock skew errors, while the same ADC fails at 130 
MHz with calibration disabled when the delay is loaded at its default value, the 
middle of the delay range. The ADC achieves a 55-dB SNDR, 71-dB SFDR at 20-
MHz sine-wave input, and a larger than 55-dB SFDR is measured in the 10th 
Nyquist band. The calibration circuit occupies less than 5% of the active chip area 
and dissipates 0.9 mW. 
 
4.1 Architecture Overview  
The block diagram of the 10-bit, 100-MS/s SHA-less pipeline ADC is 
shown in Figure 4.1. It consists of three stages; each stage resolves 3.5 bits, whose 
residue transfer curve is shown in Figure 4.2. The inter-stage gain of the first two 
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stages is 8×. Stage scaling is applied in this design to save power and area [13]. 
The second stage is downsized to 1/4 of the first stage. The total value of the 
sampling capacitor is 1 pF in the differential input network. 
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Figure 4.1. In-situ calibration of front-end sampling clock skew in a 10-bit, 100-
MS/s SHA-less pipeline ADC. 
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Figure 4.2. Residue transfer curve of 3.5-bit/stage. 
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 The skew calibration is incorporated into the first stage, and is fully 
integrated into the prototype ADC chip. The timing error is sensed by two 
comparators monitoring the first stage residue. An 8-bit digitally controlled delay 
circuit is employed to adjust the sub-ADC timing. The errors are prorated 
between the two trigger points and the control of the delay circuit is updated 
accordingly. The calibration circuits, shown as shaded blocks in light yellow in 
Figure 4.1, are digital except for the two out-of-range comparators and part of the 
delay circuit. A side note is that although two auxiliary comparators are added to 
monitor the first stage residue in this implementation, they are not indispensable; 
the clock information can be effectively extracted from the outputs of the later 
two pipeline stages as well. In this prototype chip, VT and VB are set to ±0.4 FS, 
respectively.  
 The calibration circuits are fully implemented on chip, in which a digitally 
controlled variable delay line is employed. Theoretically, similar to the block 
LMS method, observing a larger number of samples per update yields better 
confidence of the update direction. However, observing too many samples per 
update is undesirable, as the algorithm will converge slowly, which also 
compromises the tracking capability of the algorithm for any skew variation. 
Therefore, in this work, the out-of-range error counts from the two comparators 
are collected once every 1000 samples to determine the update direction. After a 
successful acquisition, circuit timing can still drift due to ambient variations. To 
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track this drift, the two sub-ADC sample points will move together with a step 
size of one LSB of the variable delay line towards the direction of the smaller 
timing error after they have converged to 1-LSB apart. 
 
4.2 First-Stage MDAC Design  
4.2.1 Overview 
 The first-stage MDAC is a most critical unit in a pipeline ADC. It 
consumes a large portion of the ADC power, and is usually the bottleneck for 
speed and accuracy. It performs the function of S/H, D/A conversion, subtraction, 
and amplification using op-amps, sampling capacitors, and switches. The input-
output transfer function of a 3.5-bit MDAC can be expressed as: 
        rino VDVV  )7(8 ,        (4.1) 
where Vin, Vo, and Vr are the input voltage, output residue voltage and reference 
voltage, respectively; D is the sub-ADC output, which could be 0, 1, 2, ... or 14. 
 The MDAC works on a non-overlapping clock scheme shown in Figure 
4.3, and its operation is illustrated in Figure 4.4. The MDAC acquires input signal 
during  Ф1, and captures a sample at the falling edge of Ф1e, S/H. As introduced in 
Section 2.1, the sub-ADC digitizes the signal during the non-overlapping time 
between Ф1 and Ф2. Then, the MDAC reconfigures accordingly to produce a 
residue during Ф2. The voltage Vi (i=1,2...,7) in Figure 4.4(b) may be ±Vr or 0, 
depending on the  sub-ADC results. 
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  Figure 4.3. The timing diagram of the first-stage MDAC. 
 
Vin OP-AMP
C1,0
C1,1
C1,7
C1,6
(a)
V1
OP-AMP
C1,0
C1,1
C1,7
C1,6
(b)
C2,0
C2,1
C2,7
C2,6
V6
V7
Vres,1
 
Figure 4.4. MDAC operation at Ф1 (a) and at Ф2 (b). 
- 71 - 
 
The decoding from the comparator outputs to MDAC switches should be 
fast; otherwise, it consumes the settling time of the op-amp. A simple yet 
effective decoding scheme is shown in Figure 4.5, wherein adjacent comparator 
outputs, d2i-1 and d2i, for i = 1, 2…7, are paired up to control a pair of switches for 
the MDAC capacitors (C1,i+ and C1,i-). This results in a decoding effort of only 
one gate delay. Moreover, this scheme ensures that the reference taps Vr+ and Vr- 
always drive as constant a capacitive loading as possible (the loading variation is 
1/7 at maximum), which is crucial in preserving the reference accuracy during 
large conversion transients. This proves to be beneficial for the dynamic 
performance of the ADC. 
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Figure 4.5. MDAC decoding scheme. 
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The matching accuracy of sampling capacitors directly affects the linearity 
of the A/D conversion. To obtain good matching accuracy, all the sampling 
capacitors are designed to be exactly the same in shape and size. Moreover, they 
are laid out in common-centroid form as shown in Figure 4.6 to average out 
gradient errors [41].  
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Figure 4.6. Common-centroid layout for sampling capacitors. 
4.2.2 Input Sampling Network Design 
 Input sampling network should provide large bandwidth to obtain good 
linearity at high input frequencies. The input sampling network can be simplified 
as Figure 4.7, in which Sbot, Cin, and Stop present the lumped bottom plate sampling 
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switch, the total sampling capacitor, and the top plate sampling switch, 
respectively. The bandwidth of the input network is  
   
intoponboton
networkinput
Crr
BW


)(
1
__
_ ,     (4.2) 
where ron_bot and ron_top  are the turn-on resistance of  Sbot and Stop, respectively. 
Usually, Cin is determined by the kT/C noise or the capacitor matching 
requirement; small switch turn-on resistance is desired to obtain large input 
bandwidth. 
Vin
Sbot
Stop
Cin
 
Figure 4.7. Simplified diagram of the input sampling network. 
  In CMOS process, a switch is usually implemented using a transistor in 
triode region (on) or cut-off region (off). For a low voltage input, an NMOS can 
be used as a switch; on the other hand, for a high voltage input, a PMOS can be 
used instead. A complementary switch shown in Figure 4.8(a) can handle a large 
input signal range. Its turn-on resistance equals to PMOSonNMOSon rr __ which is 
sketched in Figure 4.8(b). The signal dependent on-resistance results in signal 
dependent input network bandwidth, inducing distortion. To avoid that problem, 
sampling switches are often bootstrapped to minimize both the turn-on resistance 
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and its variation in high resolution ADCs. A bootstrapped switch keeps a nearly 
constant on resistance by fixing the voltage drop between the gate and the 
drain/source when it is on. Its functionality is simplified in Figure 4.9. The key 
point is that a battery raises the gate voltage to Vin+VDD, which holds a voltage 
drop of VDD across the gate and drain of the switch. Thus, the switch on 
resistance is 
            
))(/(
1
_
thox
bootstrapon
VVDDLWuC
r

 ,                  (4.3) 
where µ is the electron mobility, Cox  is the gate oxide capacitance per unit area, 
and VDD is the power supply voltage. In this work, the bootstrapped switches are 
implemented similar to [42].    
 The MDAC input sampling network is shown in Figure 4.10. Although 
shown in single-ended, it is fully differential in the real implementation. There are 
eight sampling capacitors as the stage resolution is 3.5 bits. The top plates of the 
sampling capacitors share an NMOS switch to minimize parasitic capacitance and 
（a）
Vin
ron
Vin
（b）  
Figure 4.8. Complementary switch (a) and approximated on resistance vs. input 
voltage (b).  
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mismatch. The top plate switch connects the sampling capacitors to the op-amp 
input common mode voltage Vcm,opin during the sampling phase. However, 
switches at the bottom plates of sampling capacitors cannot be shared because 
they may connect to different reference voltages after sampling. Therefore, each 
sampling capacitor has a dedicated switch to connect to the input. As the bottom 
plate switches see the whole input signal range, they are bootstrapped to improve  
（a）
VDD
Vin
（b）
Vin
GND
 
Figure 4.9. Functionality of a bootstrapped switch: on (a) and off (b). 
 
Vin
C1,0
C1,1
C1,7
Bootstrap
Φ1e,S/H
Φ1
Vcm,opin  
 
Figure 4.10. Input sampling network. 
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the bandwidth and linearity of the input network. However, the bootstrap control 
is shared among these switches to simplify the design and save the chip area. The 
sampling instant in this network is defined by the falling edge of Ф1e,S/H . 
 Other than finite on-resistance, switches also induce charge injection and 
clock feed-through errors [43]. Figure 4.11 shows a lumped model to analyze 
those errors. If the switch is shut off fast, the induced errors on the sampled 
voltage are: 
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thingox
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

 ,       (4.4) 
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 _ ,       (4.5) 
where Cp is the parasitic capacitance between the gate and output of the switch. In 
a bottom-plate sampling network shown in Figure 4.10, the charge injection and 
clock feed-through of the top plate switch are more important than those of the 
bottom plate switches because these erroneous charges associated with top plate 
switch are stored at the high impedance summing nodes. Fortunately, as the top 
plate switch sees a nearly constant voltage, the charge injection and clock feed-
through are signal independent to the first order. Nonetheless, it is still 
undesirable to oversize the switch such that the charge injection and clock feed-
through will decrease the summing node voltage below ground, which may cause 
charge leakage through the top plate switch. In this work, Vcm,opin is set to 200 mW 
to ensure good NMOS switch behavior and robust sampling network function.  
- 77 - 
 
Vin
Vg
0
Cs
CP
Qch
Vout
 
Figure 4.11. Lumped model of charge injection and clock feed-through. 
 
4.2.3 First-Stage Op-Amp Design 
The op-Amp is a key building block in MDAC and is often the design 
bottleneck for speed, accuracy and power. Although the trend in pipeline ADC 
design is to utilize low-gain, simple amplifiers and digital calibration to correct 
the resultant conversion errors [11], [21], [44]-[48], it is not the focus of this 
work. The amplifier is designed to meet the system specifications without any 
calibration.  
A. Specification for the first-stage op-amp 
A real op-amp provides a finite DC gain and bandwidth, which makes the 
transfer function of Equation (4.1) inaccurate. A more realistic transfer function 
can be derived by examining the MDAC operation under the charge conservation 
law. Figure 4.4 shows the first-stage MDAC configuration as single-ended, 
though real circuits are fully differential. At Ф1, the sampling capacitors acquire 
the input signal, and the total stored charge is    
- 78 - 
 
   inu VCQ= 8  ,        (4.6)  
where Cu is the unity capacitance, which is also the value of C1,i (i=0, 1 ... 7) in 
Figure 4.4. At Ф2, the MDAC reconfigures based on the sub-ADC output D (0, 1 
... 14) and produces a voltage output Vres,1. Assuming the op-amp has infinite 
bandwidth but finite DC gain, the total charge on the sampling capacitors can be 
derived as Equation (4.7), 
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where A is the absolute value of the amplifier open-loop DC gain.   
Based on charge conservation, the first MDAC residue output can be 
computed by equating (4.6) and (4.7). It yields  
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Taking the finite op-amp closed-loop bandwidth BW into consideration and 
assuming a single-pole linear settling behavior, the residue output can be derived 
as 
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Therefore, the overall residue error is a gain suppression by 
A
e BWt
8
1
1 2

  
. The 
residue error is 
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A large gain error can cause missing codes. Figure 4.12 takes a 1.5-
bit/stage as an example to illustrate this problem, in which the ideal residue 
transfer curve and the curve with gain error are drawn in the dashed line and solid 
line respectively. The deviation induced by the gain error reaches the largest value 
Δ when the input signal is either maximum or minimum.  
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Figure 4.12(b) shows the overall ADC transfer curve, i.e., the digitized analog 
value D with respect to the input, assuming that the first stage has gain error while 
others are ideal. It reveals that the MDAC gain error results in discontinuities in 
the ADC transfer curve. Missing codes occur when the jump is larger than one 
LSB. Therefore, to avoid missing code for an N-bit pipeline ADC with n.5-
bit/stage, it should satisfy that  
    
nN
FS
-2
 .      (4.12) 
Based on Equations (4.11) and (4.12), the following condition can be a solution 
for this 10-bit, 100-MS/s ADC with 3.5-bit/stage:  
             dB 602  NA      (4.13) 
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Thus, the unity gain frequency uf can also be calculated, 
     GHz21  .
BW
fu 

.     (4.15) 
 
0-FS/2
00 01 10
FS/2
FS/2
Vin
Vres,1
Vin
DΔ
(a) (b)  
 
Figure 4.12. 1.5-bit/stage residue transfer curve (a) and the ADC transfer curve 
(b). In both figures the dashed line presents the ideal case and the solid line 
includes the gain error. 
In addition, op-amp output swing is another important specification, 
especially under low power supply. The input signal full range is differential 1 V, 
and the op-amp output swing is set to 1 V. A few key op-amp specifications are 
listed in Table 4.1. In reality, the op-amp should be designed much better than the 
calculated values for robust operation under process variations and parasitics.    
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Table 4.1. Design specs for the first-stage op-amp 
Output swing 1 V (differential) 
DC gain > 60 dB 
Unity gain frequency >1.2 GHz 
Loading 160 fF 
 
B. Design of first-stage op-amp 
With the above specs, three candidate structures are drawn in Figure 4.13. 
The telescopic op-amp is well known for prominent power efficiency, but the 
drawback is limited input common mode range and output swing. The folded op-
amp provides better output swing and wide input common mode range, but it is 
less power efficient than the telescopic counterparts. Although the two-stage op-
amp usually consumes more power than the single-stage, it yields large gain and 
output swing. In addition, gain boosting technique can further enhance the op-
amp gain by increasing its output impedance using active feedback [49]. 
In this work, a single-stage, folded-cascode op-amp with active gain 
boosting is adopted to obtain large DC gain while maintaining a single-stage 
frequency response as shown in Figure 4.14. The total op-amp gain, Atot, is  
       boostermaintot AAA  ,      (4.16) 
where Amain is the gain of the main op-amp and Abooster is that of the boosting 
amplifiers. Its unity gain frequency is  
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where gm1,2 is the trans-conductance of the op-amp input transistors (M1 and M2 in 
Fig. 4.14), and CL is the op-amp loading capacitance. The dominant pole is at the 
output, and the second pole p2 is at the folding point X. The second pole can be 
approximated as              
Vop Von
Vip Vin
CMFB
Vip Vin
CMFB
Von Vop
Vip Vin Vop Von
CMFB
(a) (b)
(c)  
Figure 4.13. Op-amp architecture: telescopic cascode (a), folded cascode (b), and 
two-stage with Miller compensation (c).   
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where gm5,6 is the trans-conductance of the cascode transistors M5 and M6 in 
Figure 4.14, and CX is the parasitic capacitance at node X, which includes CGS5, 
CSB5, CDB3, CGD3, CDB1, CGD1, and the N-side booster input capacitance. In a 
closed loop configuration of Figure 4.4, the second pole should be pushed 
sufficiently high to ensure stability. In this work, using PMOS as input transistors 
makes the folding point positioned at the NMOS side, which helps place p2 to 
high frequency. Trading off between gain and speed, the main op-amp makes use 
of short-channel transistors to optimize its settling speed, whereas the booster 
amplifiers use longer channel lengths to obtain a high DC gain.  
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Figure 4.14. Op-amp schematic of the first ADC stage. 
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 The noise of this op-amp mainly arises from transistors M1-M4 and M9-
M10 in Figure 4.14. The input-referred thermal noise spectral density of the op-
amp at DC can be approximated as  
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where k is Boltzmann's constant, T is temperature in Kelvin, NF is the device 
noise coefficient, gm3,4 and gm9,10 are the trans-conductance of M3,4 and M9,10 in 
Figure 4.14, respectively. Thus, the trans-conductance of the op-amp input 
transistors should be maximized and the trans-conductance of foot transistors in 
the output branch should be minimized to attain the lowest noise spectral density. 
However, the trans-conductance is equal to 
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2 ,                           (4.20) 
where u is the carrier mobility, Cox  is the gate oxide capacitance per unit area, I is 
the current, W and L are the width and length of the transistor respectively, Vgs is 
the voltage across the gate and the source, and VT is the transistor threshold. 
Therefore, increasing gm means enlarging the transistor size when the current is 
fixed. However, large input transistor size induces large parasitic capacitance at 
the summing nodes, which reduces the op-amp feedback factor and decreases its 
speed. Therefore, the input transistor size should be optimized for the trade-off 
between gm and the feedback factor. On the other hand, decreasing gm means 
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increasing Vgs-VT for a fixed current, which translates into more headroom and 
smaller output swing. Therefore, the output transistor size should be optimized for 
the trade-off between gm and the op-amp output swing. In addition, the boosters 
are also fully differential in this work, inducing less noise than the single-ended 
boosters shown in Figure 4.15. However, unlike single-ended boosters, the 
differential boosters in Figure 4.14 do not respond to a common mode input; 
therefore, they have no contribution to the common mode loop gain of the whole 
op-amp. 
Vip Vin Vop Von
Vcmc
 
Figure 4.15. Op-amp with single-ended boosters. 
 The main structure also utilizes a switched-capacitor common-mode 
feedback (CMFB) circuit to regulate its output common mode as shown in Figure 
4.16. The switch-capacitor CMFB provides a gain close to unity. As discussed 
above, the boosters do not assist in the common mode feedback loop. Therefore, 
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the common mode loop gain roughly equals the main op-amp gain, which is 
sufficient to establish satisfactory accuracy of the common mode. In order to get a 
good transient behavior, Ccm,2 is sized much larger than Ccm,1. 
Vop
Vcmc
Von
Vcm
Vbias
Vcm
Ccm,2
Ccm,2
Ccm,1
Ccm,1
Φ1 Φ2
 
 
Figure 4.16. Switch-capacitor common mode feedback circuit. 
The auxiliary amplifiers are drawn in Figure 4.17. They are also in folded 
structure to accommodate the input common mode. They provide additional 
(gmro)
2 
gain to the whole op-amp. Thus, the whole op-amp yields a gain on the 
order of (gmro)
4
. Although power-efficient, switched-capacitor CMFB is not 
suitable for the auxiliary amplifiers due to their small sizes and, thus, potentially 
large switch-induced errors in common-mode setting. Therefore, the boosters 
adopt a continuous-time input common-mode control scheme. In addition, the 
auxiliary amplifiers establish feedback loops with the cascode devices in the main 
op-amp output branch. For the Nbooster, its second pole equals the main op-amp 
second pole p2. Therefore, the unity frequency of the Nbooster, fuNboost, should be 
smaller than p2 to ensure the stability of the Nbooster loop. Moreover, a pole zero 
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doublet occurs near fuNboost, which could seriously degrade the settling behavior 
due to a slow settling component. Therefore, fuNboost is designed higher than the 
op-amp closed-loop bandwidth to minimize that effect. For the above two 
reasons, fuNboost should fall into the following design window: 
       2pff uNboostu  ,        (4.21) 
where β is the feedback factor, and fu is the op-amp unity gain frequency. A 
detailed analysis of the gain boosting technique can be found in [49].  
 
Vipp
Vopp Vonp
Vinp
Pbooster
Vopn Vonn
Nbooster
Vipn Vinn
 
 
Figure 4.17. Gain boosting amplifiers. 
 
 The whole op-amp provides more than 72-dB DC gain and larger than 
300-MHz closed-loop bandwidth in simulations, which is sufficient for the target 
specs of this design. The design of the second-stage op-amp is similar to that of 
the first-stage. Thanks to the 8× inter-stage gain, the noise contributions from the 
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output of the first-stage op-amp and the later stages are suppressed by 64× in 
power when input referred. This helps lessen the noise contribution from latter 
stages even when stage scaling is applied. 
 
4.3 First-Stage Sub-ADC Design 
The first-stage sub-ADC is a 3.5-bit flash, which is shown in Figure 4.18. 
It is composed of 14 comparators, whose references are generated from a resistor 
ladder. The design of the first-stage sub-ADC is more challenging than that of the 
latter two stages due to the following reasons: (1) it has to deal with fast-varying 
inputs without SHA, (2) the relative clock skews among the 14 comparators need 
to be minimized as the skew is calibrated collectively against the MDAC. In 
addition, the comparator offsets should also be well controlled since the stage 
resolution is 3.5 bits. 
The first-stage comparator design, shown in Figure 4.19, tackles the above 
challenges. To ensure homogeneity, AC-coupled bottom-plate sampling networks 
are identically utilized by the 14 comparators. Meanwhile, tree-like routing for 
both the input and the clock is used in layout to minimize the clock skew and 
bandwidth mismatch among the 14 comparators. Bottom-plate sampling exhibits 
a large tracking bandwidth and avoids timing mismatch accumulation, compared 
to an alternative configuration where sampling is performed by the latch. Two- 
stage pre-amplification reaps a gain of 20 dB to attenuate the large offset of the 
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dynamic latches. In addition, offset storage and cancellation techniques are 
employed in both preamp stages; and the input and reference also share the same 
sampling capacitors to minimize any potential mismatches. Timing 
synchronization and low offsets are thus maintained within the 3.5-bit comparator 
bank, despite the small devices used in the design. The comparator timing is also 
shown in Figure 4.19. During Φie, the signal and the PA2 offset are acquired by 
the sampling capacitor C1 as shown in Figure 4.20(a). They are sampled at the Φie 
falling edge, and the charge stored on capacitors C1 and C2 are 
                 )(11   iiC VVCQ ,                             (4.22) 
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Figure 4.18. First-stage sub-ADC. 
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Figure 4.19. Simplified schematics of one of the 14 comparators of the first ADC 
stage and timing diagram.  
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where A1 and A2 are the absolute value of the gain of PA1 and PA2 respectively. 
The input capacitor then acquires the reference voltage, and the difference 
between the signal and the reference is produced at the preamplifier input and is 
amplified by the two-stage preamplifier shown in Figure 4.20(b). The differential 
charge stored on capacitors C1 and C2 is 
        )()( 1111   VVVVCQ rrC ,     (4.24) 
          )()()( 22111122   VVAVVVCQ osC .   (4.25) 
The output of the two-stage preamplifier is 
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Based on Equations (4.22)-(4.26), the preamplifier output before latching can be 
derived by Equation (4.27), 
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In contrast, Figure 4.21 shows a preamplifier without offset cancellation. By 
going through an analysis similar to that above, it can be calculated that the 
preamplifier output before the latch is  
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Figure 4.20. Preamplifier configuration at Φie (a) and at Φr (b). 
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Comparing Equations (4.27) and (4.28) reveals that the offset of PA1 is 
completely cancelled and the offset of PA2 is partially cancelled by this offset 
storage and cancellation technique. However, the capacitors for the offset storage 
compromise the preamplifier speed and gain. The latch begins regeneration at the 
rising edge of Φlatch, and makes a decision before the rising edge of Φ2.  
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Figure 4.21. Comparator without offset cancellation and timing diagram. 
 Figure 4.22 depicts three basic preamp schemes. The preamp with 
resistive load in Figure 4.22(a) provides the largest bandwidth since resistors 
typically induce less parasitic capacitance than transistors. However, its downside 
is headroom and common mode variation. The voltage drop across the resistor 
increases linearly with the increase in current, which will finally force the input  
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 transistors out of the saturation region. Therefore, the preamp with resistive load 
usually cannot run large current under low power supply. Besides, the resistivity 
variation of the load directly translates into common mode voltage variation of the 
preamplifier. Moreover, as the input transistors do not track the resistive load, 
considerable variations in bandwidth and gain can be projected. In contrast, the 
preamplifier with active load in Figure 4.22(b) and the Song’s preamplifier in  
Figure 4.22(c) have less headroom problem as the current is proportional to over-
drive voltage squared; In addition, the DC operation points are more robust in 
presence of process variation, as they are set all by transistors whose variations 
are highly correlated in fabrication. Besides, Song’s preamp has a unique feature 
in that its DC operation point and gain are decoupled [50]. Its output common 
mode is defined by 
nth
noxn
ocm V
LWC
I
V ,
)/(


,        (4.29) 
(a) (b) (c)  
Figure 4.22. Preamplifier candidates: with resistive load (a), with active load (b), 
and Song’s preamplifier (c).    
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where I is the total preamplifier DC current, μn is the NMOS mobility, Cox is the 
oxide capacitance per unit area, (W/L)n is the channel width and length ratio of the 
NMOS transistor, and Vth,n is the NMOS threshold. And the DC gain of Song's 
preamp is 
 )||||( ,, ponomdc rrRgA  ,       (4.30) 
where gm is the input transistor trans-conductance, R is the load resistor’s 
resistance, and ro,n, ro,p are the output resistance of the input and the load transistor, 
respectively.  As the preamps in Figure 4.22 are identical except for the load, their 
noise performance can be compared by looking into the noise generated from the 
load. To make a fair comparison, assume the preamps have the same DC gain, 
power consumption, and bandwidth. The noise currents of the loads are: 
 RkTI anoise /4_  ,        (4.31) 
 mbnoise kTgI 4_  ,     (4.32) 
 )/1(4_ RgkTI mcnoise  ,       (4.33) 
where gm is the trans-conductance of the load transistor and R is the resistor 
resistivity. Obviously, Song’s preamplifier produces the largest noise current. In 
order to achieve the same DC gain, R should equal the transistor output 
impedance ro. Because the transistor intrinsic gain gmro>1, it can be derived that 
gm>1/R. Therefore, the noise from the three preamp schemes can be ordered as 
         noise of (a) < noise of (b) < noise of (c).                (4.34) 
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Although preamp noise may not be a key concern in pipeline ADCs, they are 
vitally important for high resolution SAR ADCs.  
 
The preamplifier circuits in the first-stage comparator are shown in Figure 
4.23. The preamp PA1 utilizes a fully differential architecture with resistive load 
to ensure wide bandwidth and good common-mode rejection; the PA2 adopts a 
pseudo-differential structure for simplicity and also employs a positive feedback 
to enhance its gain. As there is no common-mode rejection in the second stage, 
the input common mode of PA2 should be kept as steady as possible. However, 
the charge injection of the auto-zeroing switches shown in Figure 4.19 may 
disturb the input common mode considerably, given the small capacitance at these 
nodes. To remedy this, dummy switches not shown in Figure 4.19 are employed 
to cancel the erroneous charge. In this work, a dynamic latch shown in Figure 
4.24 is employed for fast and low power regeneration.  
 
In+ In-
Out
In+ In-
Out
PA1 PA2
 
Figure 4.23. Preamplifier circuits. 
 Figure 4.19 also shows the timing diagram of the first-stage sub-ADC, 
which is slightly modified from a conventional one to allow a sufficient tuning 
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range to accommodate the skew calibration. As a result, the tracking time of the 
MDAC is slightly reduced, which, however, allows more non-overlapping time 
between Φ1 and Φ2 in the first stage, thereby relaxing the speed requirement of 
the comparators. Jitter is less of a concern for comparators in a pipeline ADC, so 
a smaller-sized buffer chain is used in the sub-ADC to save power; and the clock 
signal is routed without shielding in layout. 
 
4.4 Second- and Third-Stage Comparators 
The second-stage comparators quantize the first-stage residue output. Its 
schematic is shown in Figure 4.25. Similar to the first stage, it consists of two 
preamps. When Φ1 is high (the first-stage op-amp is resetting), PA1 performs 
autozeroing and the input capacitor acquires the reference voltage. At the falling 
Vop Von
Clk
Vip Vin
Clk Clk
 
Figure 4.24. Simplified latch schematic. 
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edge of Φ1e, both the reference voltage and the offset of PA1 are sampled and 
stored in the input capacitors. When Φ2 is high (the first-stage op-amp is 
amplifying), the comparator tracks the first stage residue output, and the 
difference between the residue and the reference is amplified by the two-stage 
preamp. The latch samples that difference at the falling edge of Φ2e, and 
determines its polarity.  
Φ2
Vi+
Vr+
Vi-
Vr-
Φ1
Φ1e
Φ2e
PA1Φ2
Φ1
PA2
Φ1e
In+
In-
V1+
V1-
Vo+
Vo-
 
Figure 4.25. Simplified schematics of the second- and third-stage comparators.  
The preamplifier schematic is drawn in Figure 4.26. The first (PA1) is a 
fully differential Song’s preamp, and the second (PA2) is a differential inverter 
with tail current source. As the transistors of the second stage are sized 
proportionally to those of the first stage, keeping the overdrive voltages the same, 
the two stages can be directly DC coupled. The two-stage amplification provides 
around 20-dB gain to attenuate the dynamic offset of the latches.  
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Figure 4.26. Schematics of second-stage comparator preamplifiers. 
 
4.5 Calibration Circuits 
The skew calibration circuits are custom designed in this work. Its digital 
logic consists of about 1800 gates and occupies 0.01 mm
2
 of silicon area. The two 
out-of-range comparators are identical to the second-stage comparators, which are 
shown in Figure 4.25. The diagram of the variable delay circuit is sketched in 
Figure 4.27, which is basically a buffer chain loaded by an 8-bit, unit-element 
capacitor array. The buffer delay thus can be digitally controlled by switching on 
and off the array capacitors. The variable delay circuit is designed to facilitate a 
fine delay adjustment of 2 ps while covering a delay range of more than 500 ps. 
The 8-bit unit-element capacitor array is divided into a 16×16 matrix with 4-bit 
row and column binary-to-thermometer decoders as depicted in Figure 4.28. The 
unit-element architecture guarantees a monotonic delay over the digital control 
code, which avoids unnecessary complications for the calibration. 
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Figure 4.27. Eight-bit digitally controlled variable delay circuit. 
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Figure 4.28. Layout floorplan of the variable delay circuit.  
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When a long delay is instantiated in the buffer, the inverter driving the 
node X in Figure 4.27 can be overloaded such that X does not swing rail-to-rail in 
one clock cycle, resulting in memory effects in the delay circuit. As the timing of 
the falling edge is more critical in this design (the input sampling is performed on 
the falling edges of the clock), a strong PMOS is utilized in this inverter to pull 
node X to VDD whenever the clock is high, ensuring that every falling edge will 
start at VDD and thus memory-less falling edge operation. 
A scan chain shown in Figure 4.29 is used in the calibration circuits to 
write the calibration control, such as the number of samples observed per update, 
and to read the delay setting. It adds both controllability and observability into 
circuits, which proves very helpful with debugging circuits in testing. 
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Figure 4.29. Scan chain and timing diagram. 
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4.6 Measurement  
 Figure 4.30 shows the die photo of the prototype ADC with all calibration 
circuits integrated. The chip occupies an active area of 0.26 mm
2
 in 90-nm CMOS 
process. The calibration circuits take less than 5% of the active area. As the 
prototype exhibited large op-amp and comparator offsets in experiment, the 
reference voltage was increase to 1.4 V (differential) to alleviate these problems 
in testing. The analog power supply was also increased to 1.4 V to accommodate 
the enlarged op-amp swing accordingly. 
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Figure 4.30. Die photo. 
4.6.1 Measurement Setup 
 The chip is packaged in the QFN 40-pin package with a body size of 6 
mm by 6 mm. The package bonding diagram is shown Figure 4.31 (sizes are not 
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to the scale). More than two bond-wires are used for critical analog signals to 
lower the inductance in their travelling paths.  
 
Figure 4.31. Package bonding diagram. 
 A four-layer printed circuit board, whose layout is shown in Figure 4.32, 
is designed for testing using Allegro. The first layer, where all critical paths 
including analog and high speed digital signals are routed, is manufactured using 
- 103 - 
 
RO4003C instead of FR-4 to lower microstrip insertion loss for high frequency 
signals. The board has four power domains similar to the powers on chip for noise 
isolation. Each domain has a carefully designed de-Q network to provide a stable  
power supply. The power/ground distribution with de-Q network and the routing 
of critical signal paths are verified by signal integrity and power integrity 
simulations using Allegro. 
 
Figure 4.32. Testing board. 
 The diagram of the testing setup is shown in Figure 4.33. Before A/D 
conversion, an FPGA feeds control codes to the ADC to initialize registers in the 
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calibration function block, and then the conversion is enabled. The signal 
generator produces a sine wave, which is purified by a subsequent tunable band-
pass filter. The single-ended signal is transformed into the differential signal by 
an on-board balun, and the differential signal is fed to the input of the ADC. To 
satisfy the low jitter requirement of the sampling clock, 81134A pattern generator 
is selected, which produces sampling pulses with a 1.5-ps RMS jitter. Finally, the 
ADC output codes are collected by the logic analyzer. The digital codes are 
analyzed and evaluated in software. 
Tunable filter
(K&L Microwave)
Signal generator
(HP 8644A)
Chip under test
Pulse generator
(Agilent 81134A)
Logic analyzer
(Agilent 16760A)
 
Figure 4.33. Testing setup. 
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4.6.2 Measurement Results 
Pipeline ADCs are typically characterized by dynamic measures such as 
signal-to-noise-and-distortion ratio (SNDR), spurious-free dynamic range 
(SFDR), effective number of bits (ENOB), and quasi-static measures such as 
differential nonlinearity (DNL) and integral nonlinearity (INL). They are defined 
as 
 
erortion powe and distTotal nois
erSingal pow
SNDR log10 ,      (4.35) 
werpurious poHightest s
erSingal pow
SFDR log10 ,    (4.36) 
and 
02.6
76.1

SNDR
ENOB .      (4.37) 
DNL measures the deviation between the ideal ADC LSB size and the actual 
output step size. INL measures the deviation between the ideal output of an ADC 
and the actual output after offset and gain errors have been removed. In addition, 
a figure of merit (FOM) is often used to quantify an ADC's power efficiency [51] 
 
P
f
FOM s
ENOB2
 ,      (4.38) 
where fs is sampling frequency and P is  power consumption. Those metrics are 
used to characterize the prototype ADC performance. 
 Figure 4.34 shows the output spectrum measures at 20-MHz sine-wave 
input when the ADC was clocked at 100 MHz. The measured SNDR and SFDR  
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Figure 4.34. Output spectrum at 100-MS/s with a 20-MHz sine-wave input. 
of the ADC were 55 dB and 71 dB, respectively. The second order harmonic is 
noticeable, which may be due to the mismatch between the positive and negative 
side in layout or reference bouncing; high order harmonic distortions can also be 
observed, due to the usage of multi-bit-per-stage [52]. The dynamic performance 
of the prototype is summarized in Figure 4.35. With the delay control code set at 
its default value, which is the midpoint of the delay range, the maximum input 
frequency was limited to 130 MHz before the ADC front-end failed due to 
sampling clock skew. Note that unlike other analog impairments, such as 
insufficient circuit bandwidth or jitter, that cause gradual performance 
degradation over the input frequency, sampling clock skew typically results in  
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gross conversion errors that are characterized by an abrupt drop of ENOB beyond 
a certain frequency. This was observed in our experiment and is shown in Figure 
4.35. After calibration was turned on, no skew error was observed up to 480 MHz. 
A greater than 55-dB SFDR was still measured in the 10th Nyquist band. The 
upper bound, 480 MHz, is limited not by the chip, but by the input signal filters 
available in the experiment. To bypass this problem and record the performance 
limit of the calibration in this work, the ADC was also measured without input 
filters. The dynamic performance is summarized in Figure 4.36. No skew error 
was observed for inputs up to 610 MHz. Figure 4.37 shows the output spectrum  
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Figure 4.35. Measured SNDR and SFDR of the prototype vs. input frequency 
with and without calibration at the sample rate of 100 MS/s (input amplitude is     
-0.9 dBFS, with input signal filters). 
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Figure 4.36. Measured SNDR and SFDR of the prototype vs. input frequency 
with calibration at the sample rate of 100 MS/s (input amplitude is -0.9 dBFS, 
without input signal filters). 
with a 195-MHz sine-wave input and with an input signal filter. The ADC 
produces many large spurs with calibration disabled, and the performance is 
significantly improved after calibration was enabled. The convergence time of the 
calibration was also recorded. Figure 4.38 plots the transient SNDR performance 
measured after calibration is turned on with different input frequencies ranging 
from 100 to 600 MHz, without input signal filters. The calibration converges 
consistently within 2 ms. The measured DNL and INL are within one and 1.5 
LSBs, respectively, as shown in Figure 4.39.  
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Figure 4.37. Measured ADC output spectra at 100 MS/s with a 195-MHz sine-
wave input with input signal filters: (a) without skew calibration and (b) with 
calibration. 
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Figure 4.38. Measured transient SNDR performance after calibration is turned on 
with different input frequencies (without input signal filters). 
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Figure 4.39. Measured DNL and INL of the prototype at 100 MS/s. 
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The total power consumption of the ADC is 12.2 mW; out of which, 9.1 
mW is from a 1.4-V analog supply and 3.1 mW is from a 1.2-V digital supply, 
including 0.9 mW consumed by the on-chip calibration circuits. The experimental 
results of the prototype ADC are summarized in Table 4.2. The focus of this 
prototype is to demonstrate the calibration technique, and thus the ADC can save 
substantial power on the architecture level by removing the front-end SHA. The 
ADC power efficiency can be further improved by applying low power 
techniques to the ADC building blocks, such as op-amp sharing [53]-[57], 
switched op-amp [58]-[60], and replacing op-amp with comparators [61]-[62]. 
And Figure 4.40 plots the highest input frequency reported in the recent SHA-less 
pipeline ADC works. 
 
Table 4.2. Summary of the prototype chip performance 
 
Sample Rate 100 MS/s 
SNDR 55 dB @ 20-MHz input 
SFDR 
20-MHz input 71 dB 
Up to 480-MHz input > 55 dB 
Power supply 
Analog 1.4 V 
Digital 1.2 V 
Power consumption 
Total 12.2 mW 
Analog 9.1 mW 
Digital 3.1 mW 
Calibration 0.9 mW 
Area 
Total 0.26 mm
2
 
Calibration 0.01 mm
2
 
Technology 90-nm CMOS process 
Figure of Merit 0.27 pJ/conversion 
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Figure 4.40. Comparison of the highest input frequency reported in the recent 
SHA-less pipeline ADC works. 
 
4.7 Summary 
 A prototype 10 bit, 100 MS/s SHA-less pipeline ADC incorporating front-
end sampling clock skew calibration was designed and fabricated in 90-nm 
CMOS process. The ADC consists of three 3.5-bit stages and the calibration is 
incorporated in the pipeline first stage. The ADC is capable of digitizing inputs up 
to 610 MHz without skew errors in experiments; in contrast, the same ADC fails 
at 130 MHz with calibration disabled (with the default sub-ADC sample point set 
at the midpoint of the delay range). The prototype with calibration circuits fully 
integrated on chip consumes 12.2 mW and occupies 0.26-mm2 silicon area, while  
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the calibration circuits dissipate 0.9 mW and occupy 0.01 mm
2
. A 71-dB SFDR 
and a 55-dB SNDR were measured with a 20-MHz sine-wave input, and a larger 
than 55-dB SFDR was measured in the 10th Nyquist band. The calibration 
consistently converges within 2 ms. 
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CHAPTER 5 
CONCLUSION 
 Pipeline ADCs save substantial power by eliminating the front-end SHA. 
However, the sampling clock skew between the S/H and MDAC in the pipeline 
first stage results in gross conversion errors at high frequency inputs and causes 
conversion failure in SHA-less pipeline ADCs. The problem is aggravated for 
multi-bit-per-stage architecture, where built-in redundancy is limited. The 
sampling mismatch is a fundamental problem that hinders the use of SHA-less 
pipeline ADCs for high input frequency applications. In this dissertation, the 
sampling clock skew problem in SHA-less pipeline ADCs is investigated, and a 
mostly digital background calibration technique is developed to remedy this 
problem. The summary is as follows: 
1. The first stage in a SHA-less pipeline ADC directly processes a dynamic signal, 
and thus the S/H and MDAC may obtain different sampled values for the same 
event if there is a sampling clock skew or/and if there is bandwidth mismatch 
between the two input networks. The mismatch error will go uncorrected if the 
digital error-correction range of the n.5-bit/stage is exceeded. This problem is 
exacerbated with increase in input frequencies. 
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2. The overall effect of the sampling mismatch can be approximated as a sampling 
clock skew error to the first order, as the effect of bandwidth mismatch between 
the input networks of the S/H and sub-ADC can be translated into a sampling 
clock skew effect in typical applications. 
3. This work proposes a gradient based, mostly digital, background calibration 
technique to remove the clock skew. The clock skew information is extracted 
from the pipeline first-stage residue output. The sub-ADC sampling clock 
alternates between two settings and the resulting out-of-bound residues are 
counted respectively. The calibration steps the setting with the larger error counts 
towards the other, and the two settings should converge to the actual S/H 
sampling point in steady state. This technique greatly improves the viability of 
SHA-less pipeline architecture for under-sampling applications without stringent 
sampling timing matching constraints in layout.  
4. The effectiveness of the proposed skew calibration technique is demonstrated 
in a prototype design of a 10-bit, 100-MS/s SHA-less pipeline ADC. It follows 
that the power efficiency of pipeline ADCs can be substantially improved by 
eliminating the front-end SHA and remedying the accompanying sampling clock 
skew problem using the calibration technique.    
 With technology scaling down, the design of the front-end SHA is ever 
more challenging due to the low power supply, low device intrinsic gain, and the 
increased device noise, which makes the SHA-less architecture ever more 
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appealing. For SHA-less pipeline ADCs used in very high input frequency 
applications, the following practical issues should be considered: 
1. Sampling clock jitter. The jitter effect becomes detrimental at high input 
frequencies. Clock jitter can be periodic or/and random. The periodic jitter causes 
harmonics and spurs in the output spectrum, while the random jitter raises the 
noise floor. Therefore, the clock generation and distribution should be carefully 
handled [20]. 
2. Input buffer. The input buffer can isolate the ADC external driving source from 
the kick-back and charge injection caused by switching events, and to improve the 
input linearity [21]. But the buffer linearity typically degrades as the input 
frequency increases.  
3. Reliable operation of the first-stage comparator. The first-stage comparator 
design is increasingly challenging for high input frequencies as it directly 
processes the fast varying input. The difficulty is aggravated for multi-bit-per-
stage pipeline ADCs where the redundancy is limited. In addition, at very high 
input frequencies, the clock skew and input bandwidth mismatch among the 
comparator bank may become problematic if the clock skew is calibrated between 
the S/H and sub-ADC collectively.   
 Future research can work on low-jitter on-chip clock generation, low-
power high-linearity signal buffers, and power-efficient ADC building blocks to 
further improve the performance and power efficiency of SHA-less pipeline 
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ADCs. Moreover, the calibration algorithm can be further developed to treat the 
clock skew between the S/H and each comparator in the first-stage sub-ADC, if 
the skew among comparators affects the conversion accuracy at high input 
frequencies.   
           
 
 
 
 
 
 
 
 
 
 
 
 
 
- 118 - 
 
APPENDIX 
ANALYSIS OF SAMPLING 
MISMATCH ERROR IN SHA-LESS 
PIPELINE ADCS  
 
Let us start with a simple case where the input is a sine wave,  
  ,sin
2
1
0tFSVin                    (A.1) 
where FS is the signal full range and 0  is the input frequency. Assume that the 
input bandwidth of the sampling network of the MDAC and that of the sub-ADC 
are i  and +i i  , respectively; the sample points of the MDAC and sub-ADC 
are /S Ht  and /S H ct t , respectively. Then the sample acquired by the MDAC is 
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The sample mismatch between the two signal paths is 
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Typically, the input network bandwidth i  is chosen to be much larger than the 
frequency of interest 0  to achieve good high-frequency linearity for medium- to 
high-resolution applications. By Taylor expansion and ignoring high-order terms, 
Equation (A.3) can be simplified as 
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The largest error occurs near zero-crossing, where the cosine term evaluates to 
unity. The resulting sample mismatch is 
             )(
2
1
0 icerr tFSV   .                          (A.6) 
The last term in Equation (A.6) reveals that the input bandwidth mismatch can be 
translated into an effective clock skew i  between the two sampling paths for a 
sine wave input. 
 Next, we examine the sampling mismatch problem when the input signal 
is not purely sine wave, but a band-limited signal with a bandwidth of Δω. The 
input signal can be expressed as  
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To facilitate the analysis, the sampling network is modeled as a frequency-domain 
filter followed by a sampler, as shown in Figure A.1.  
HS/H(ω)
Vin VS/H
Hsub-ADC(ω)
Vsub-ADC
Ts
Ts
 
Figure A.1.  Analytical model of input bandwidth mismatch. 
Therefore, 
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which is independent of the input frequency. Thus, based on Equations (A.8) and 
(A.9), 
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 Based on the above analysis, the bandwidth mismatch can be translated 
into sampling clock skew i in typical applications. Therefore, the overall 
sampling mismatch error can be lumped into a clock skew, 
   ictt  ,                (A.11) 
where ct is the clock skew of the clock paths, and i is the effective clock skew 
resulting from the bandwidth mismatch of the input signal paths. In this work, 
i is estimated to be a few picoseconds for inputs up to 500 MHz; however, ct is 
expected to be on the order of tens of picoseconds or even greater.  
 Based on Equations (A.10) and (A.11), the overall sample mismatch error 
including bandwidth mismatch and clock skew is  
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